TMOS

## Designer's Data Sheet

### **Power Field Effect Transistor**

#### N-Channel Enhancement-Mode Silicon Gate TMOS

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads


#### **MAXIMUM RATINGS**

Rating	Symbol	MTM		Unit
		15N45	15N50	Onit
Drain-Source Voltage	VDSS	450	500	Vdc
Drain-Gate Voltage (RGS = 1 MΩ)	VDGR	450	500	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	±20 ±40		Vdc Vpk
Drain Current — Continuous — Pulsed	ID MQI	15 65		Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	250 2		Watts W/°C
Operating and Storage Temperature Range	TJ, T <sub>stg</sub>	-65 to 150		°C

THERMAL CHARACTERISTICS			
Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>θ</sub> JC R <sub>θ</sub> JA	0.5 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	275	°C

### MTM15N45 MTM15N50







Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MOTOROLA TMOS POWER MOSFET DATA

# MOTOROLA SC XSTRS/R F 7-39-15 14E D 6367254 0090081 T MTM15N45, 50

FI	ECTRICAL.	CHARACT	FRISTICS	(To =	25°C unless	otherwise noted)

Chara	Symbol	Min	Max	Unit		
OFF CHARACTERISTICS	•					
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	- MTM15N45 MTM15N50	V(BR)DSS	450 500	<del>-</del>	Vdc	
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = 0.8 Rated VDSS, VGS = 0)	IDSS	<u>-</u>	0.2 1	mAdc		
Gate-Body Leakage Current, Forwar	d (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)	IGSSF	_	100	nAdc	
Gate-Body Leakage Current, Revers	IGSSR		100	nAdc		
ON CHARACTERISTICS*						
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C	V <sub>GS(th)</sub>	2 1.5	· 4.5 4	Vdc		
Static Drain-Source On-Resistance (	V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 7.5 Adc)	rDS(on)		0.4	Ohm	
Drain-Source On-Voltage (V <sub>GS</sub> = 10 V) (I <sub>D</sub> = 7.5 Adc) (I <sub>D</sub> = 15 Adc, T <sub>J</sub> = 100°C)		V <sub>DS(on)</sub>	_	6 5.8	Vdc	
Forward Transconductance (VDS =	15 V, I <sub>D</sub> = 7.5 A)	9FS	4	_	mhos	
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0,	Ciss	_	3000	pF	
Output Capacitance	f = 1  MHz	Coss	_	500		
Reverse Transfer Capacitance	See Figure 11	Crss	_	200		
SWITCHING CHARACTERISTICS* (TJ	= 100°C)					
Turn-On Delay Time		td(on)	_	60	ns	
Rise Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub>	tr		180		
Turn-Off Delay Time	R <sub>gen</sub> = 50 ohms) See Figures 9, 13 and 14	td(off)		450		
Fall Time		tf	_	180		
Total Gate Charge	(VDS = 0.8 Rated VDSS,	$a_{g}$	110 (Typ)	160	nC	
Gate-Source Charge	ID = Rated ID, VGS = 10 V)	Qgs	50 (Typ)			
Gate-Drain Charge	See Figure 12	Q <sub>gd</sub>	60 (Typ)			
SOURCE DRAIN DIODE CHARACTERIS	STICS*					
Forward On-Voltage	(Is = Rated Ip	V <sub>SD</sub>	1.1 (Typ)	1.4	Vđc	
Forward Turn-On Time	V <sub>GS</sub> = 0)	ton	Limited	by stray inductance		
Reverse Recovery Time		t <sub>rr</sub>	1200 (Typ)		ns	
NTERNAL PACKAGE INDUCTANCE			· · · · · · · · · · · · · · · · · · ·			
Internal Drain Inductance (Measured from the contact screw to the source pin and the center of	La	5 (Тур)		nH		
Internal Source Inductance (Measured from the source pin, 0 to the source bond pad)	Ls	12.5 (Typ)				

<sup>\*</sup>Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.



MOTOROLA SC XSTRS/R F 7-39-15 14E D 6367254 0090082 1

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

#### SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

#### 

Figure 8, Maximum Rated Switching Safe Operating Area

# 3:

#### **FORWARD BIASED SAFE OPERATING AREA**

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{\mbox{\footnotesize DM}}$  and the breakdown voltage,  $V_{\mbox{\footnotesize (BR)DSS}}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response

## MOTORCEA SC XSTRS/R F 7-39-/5 14E D 6367254 0090084 5



10 V<sub>DS</sub> = 100 V V<sub>DS</sub> = 100 V

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus Gate-to-Source Voltage




Figure 13. Switching Test Circuit

Figure 14. Switching Waveforms

#### **OUTLINE DIMENSIONS**

