
捷多邦,专业PCB打样工厂,24小时加急出货 by MTP10N40E/D

Designer's[™] Data Sheet **TMOS E-FET** [™] **High Energy Power FET** N–Channel Enhancement–Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete
 Fast Recovery Diode







TMOS POWER FET 10 AMPERES 400 VOLTS RDS(on) = 0.55 OHMS

CASE 221A-06, Style 5 TO-220AB

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit Vdc	
Drain-Source Voltage	VDSS	400		
Drain–Gate Voltage (R _{GS} = 1.0 MΩ)	VDGR	400	Vdc	
Gate-Source Voltage — Continuous — Non-repetitive	VGS VGSM	±20 ±40	Vdc Vpk	
Drain Current — Continuous	ID IDM	10 40	Adc	
Total Power Dissipation Derate above 25°C	PD	125 1.0	Watts W/°C	
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C	

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (TJ < 150°C)

Single Pulse Drain–to–Source Avalanche Energy — TJ = 25°C	WDSR(1)	520	mJ
$- T_{J} = 100^{\circ}C$		83	
Repetitive Pulse Drain-to-Source Avalanche Energy	WDSR(2)	13	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case	R _{θJC}	1.0	°C/W
— Junction to Ambient	R _{θJA}	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ТL	275	°C

(1) $V_{DD} = 50 \text{ V}, I_D = 10 \text{ A}$

f.dzsc.com

(2) Pulse Width and frequency is limited by T_J(max) and thermal response

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

P and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.




ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Char	acteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 0.25$ mA)	3	V(BR)DSS	400	—	_	Vdc
Zero Gate Voltage Drain Current (V_{DS} = 400 V, V_{GS} = 0) (V_{DS} = 320 V, V_{GS} = 0, T_J = 1250	°C)	IDSS			0.25 1.0	mAdc
Gate-Body Leakage Current - For	ward ($V_{GSF} = 20 \text{ Vdc}, V_{DS} = 0$)	IGSSF	—	—	100	nAdc
Gate-Body Leakage Current - Rev	erse (V _{GSR} = 20 Vdc, V _{DS} = 0)	IGSSR	—	—	100	nAdc
ON CHARACTERISTICS*		•				•
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 0.25$ mAdc) ($T_J = 125^{\circ}$ C)		VGS(th)	2.0 1.5		4.0 3.5	Vdc
Static Drain-to-Source On-Resistar	nce (V_{GS} = 10 Vdc, I_D = 5.0 A)	R _{DS(on)}	_	0.4	0.55	Ohms
$\label{eq:constraint} \begin{array}{l} \mbox{Drain-to-Source On-Voltage (V_{GS})} \\ \mbox{(I_D = 5.0 A)} \\ \mbox{(I_D = 2.5 A, T_J = 100^\circ C)} \end{array}$	= 10 Vdc)	VDS(on)		_	6.0 4.75	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 5.0 A)	9FS	4.0	_	_	mhos
DYNAMIC CHARACTERISTICS		ľ		•		
Input Capacitance		C _{iss}	—	1570	—	pF
Output Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1.0 MHz)	C _{oss}	—	230	—	
Transfer Capacitance		C _{rss}	—	55	—	
SWITCHING CHARACTERISTICS*		•				•
Turn–On Delay Time		^t d(on)	—	25	—	ns
Rise Time	$(V_{DD} = 200 \text{ V}, \text{ I}_{D} \approx 10 \text{ A},$	tr	—	37	—	
Turn–Off Delay Time	$R_L = 20 \Omega, R_G = 9.1 \Omega, V_{GS(on)} = 10 V$	^t d(off)	—	75	—	
Fall Time		t _f	—	31	—	
Total Gate Charge		Qg	_	46	63	nC
Gate-Source Charge	(V _{DS} = 320 V, I _D = 10 A, V _{GS} = 10 V)	Qgs	_	10	—	1
Gate-Drain Charge		Q _{gd}	_	23	—	1
SOURCE-DRAIN DIODE CHARACTI	ERISTICS			•		
Forward On–Voltage		V _{SD}	_	_	2.0	Vdc
Forward Turn–On Time	(I _S = 10 A, di/dt = 100 A/µs)	ton	_	**	—	ns
Reverse Recovery Time		t _{rr}		250	—	1
NTERNAL PACKAGE INDUCTANCE		•		•	•	•
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.2	,	Ld		3.5 4.5		nH
Internal Source Inductance (Measured from the source lead 0	.25" from package to source bond pad)	Ls	—	7.5	—	nH

* Pulse Test: Pulse Width = 300 $\mu s,$ Duty Cycle \leq 2.0%. ** Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS



I_D, DRAIN CURRENT (AMPS)

Figure 5. On–Resistance versus Drain Current

Figure 6. On–Resistance Variation With Temperature

TJ, JUNCTION TEMPERATURE (°C)

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance–General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Switching Safe Operating Area

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.


The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of IFM, peak VR or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_{R} is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as IS decays from I_{RM} to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.








Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit




Figure 15. Unclamped Inductive Switching Waveforms





Figure 16. Capacitance Variation






 V_{in} = 15 $V_{pk};$ PULSE WIDTH \leq 100 $\mu s,$ DUTY CYCLE \leq 10%

Figure 18. Gate Charge Test Circuit





Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

