,24小时加急出货 Order this document 捷多邦,专业PCB打样工厂

by MTP36N06V/D

Designer's™ Data Sheet TMOS V **Power Field Effect Transistor** N–Channel Enhancement–Mode Silicon Gate

TMOS V is a new technology designed to achieve an on-resistance area product about one-half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E-FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETS


- Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET

MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)						
Rating	Symbol	Value	Unit			
Drain-to-Source Voltage	VDSS	60	Vdc			
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	VDGR	60	Vdc			
Gate–to–Source Voltage — Continuous — Non–repetitive (t _p ≤ 10 ms)	VGS VGSM	± 20 ± 25	Vdc Vpk			
Drain Current — Continuous @ 25 °C — Continuous @ 100 °C — Single Pulse (t _p ≤ 10 μs)	ID ID IDM	32 22.6 112	Adc Apk			
Total Power Dissipation @ 25 °C Derate above 25 °C	PD	90 0.6	Watts W/°C			
Operating and Storage Temperature Range	TJ, Tstg	-55 to 175	°C			
Single Pulse Drain–to–Source Avalanche Energy — STARTING T _J = 25°C (V_{DD} = 25 Vdc, V _{GS} = 10 Vdc, PEAK I _L = 32 Apk, L = 0.1 mH, R _G = 25 Ω)	EAS	205	mJ			
Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	1.67 62.5	°C/W			
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 seconds	тլ	260	°C			

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

E-FET, Designer's and TMOS V are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

referred devices are Motorola recommended choices for future use and best overall value.






ELECTRICAL CHARACTERISTICS (T_J = 25 °C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltag (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive		V(BR)DSS	60 —	61	_	Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}$) ($V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150 \text{ °C}$)		IDSS		_	10 100	μAdc
Gate–Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0 Vdc)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 250 \mu Adc$) Threshold Temperature Coefficie	nt (Negative)	VGS(th)	2.0 —	2.6 6.0	4.0 —	Vdc mV/°C
Static Drain–to–Source On–Resistance (V_{GS} = 10 Vdc, I _D = 16 Adc)		R _{DS(on)}	—	0.034	0.04	Ohm
$ Drain-to-Source On-Voltage \\ (V_{GS} = 10 \ Vdc, \ I_D = 32 \ Adc) \\ (V_{GS} = 10 \ Vdc, \ I_D = 16 \ Adc, \ T_J $	= 150 °C)	VDS(on)		1.25 —	1.54 1.47	Vdc
Forward Transconductance (V _{DS} =	7.6 Vdc, I _D = 16 Adc)	9FS	5.0	7.83	—	mhos
OYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	—	1220	1700	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{OSS}	—	337	470	
Reverse Transfer Capacitance	1 – 1.6 Witz,	C _{rss}	_	74.8	150	
WITCHING CHARACTERISTICS (2)			•		
Turn-On Delay Time		^t d(on)	—	14	30	ns
Rise Time	$ (V_{DD} = 30 \; Vdc, I_{D} = 32 \; Adc, \\ V_{GS} = 10 \; Vdc, \\ R_{G} = 9.1 \; \Omega) $	tr	—	138	270	
Turn–Off Delay Time		^t d(off)	—	54	100	
Fall Time		t _f	—	91	180	
Gate Charge (See Figure 8)	(V _{DS} = 48 Vdc, I _D = 32 Adc, V _{GS} = 10 Vdc)	QT	—	39	50	nC
		Q ₁	—	7.0	_	
		Q ₂	—	17	_	
		Q3	—	13	_	
OURCE-DRAIN DIODE CHARACT	TERISTICS					
Forward On–Voltage	$(I_{S} = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 150 \text{ °C})$	V _{SD}		1.03 0.94	2.0	Vdc
Reverse Recovery Time	(I _S = 32 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _{rr}	_	92	—	ns
		ta	_	64	—	
		tb	_	28	—	
Reverse Recovery Stored Charge		Q _{RR}	—	0.332	—	μC
NTERNAL PACKAGE INDUCTANC	E		•	-	•	-
Internal Drain Inductance (Measured from the drain lead 0.	25" from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	_	7.5	_	nH

(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS








Figure 3. On–Resistance versus Drain Current and Temperature




Figure 5. On–Resistance Variation with Temperature




Figure 2. Transfer Characteristics




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 6. Drain–To–Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$t = Q/I_G(AV)$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP}. Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$

 $t_f = Q_2 \times R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

RG = the gate drive resistance


and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$ $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$ The capacitance (C_{iSS}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA


The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r,t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed (T_J(MAX) – T_C)/(R_{θJC}).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_D), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_D can safely be assumed to equal the values indicated.

SAFE OPERATING AREA









Figure 14. Diode Reverse Recovery Waveform

PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (\widehat{M}) are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609 INTERNET: http://Design-NET.com HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

