
, 24小时加急出货 Order this document 捷多邦,专业PCB打样工厂

## by MTP8N06E/D

# Designer's™ Data Sheet TMOS E-FET TM **Power Field Effect Transistor** N–Channel Enhancement–Mode Silicon Gate

This advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.





MTP8N06E


Motorola Preferred Device

8.0 AMPERES 60 VOLTS RDS(on) = 0.12 OHM



Fydc.com

- Source-to-Drain Diode Recovery Time Comparable to a **Discrete Fast Recovery Diode**
- · Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature





MAXIMUM RATINGS (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Drain–Source Voltage	VDSS	60	Vdc	
Drain–Gate Voltage ( $R_{GS}$ = 1.0 M $\Omega$ )	VDGR	60	Vdc	
Gate–Source Voltage — Continuous — Non–Repetitive (t <sub>p</sub> ≤ 10 ms)	VGS VGSM	±20 ±30	Vdc Vpk	
Drain Current — Continuous @ 100°C — Continuous @ 100°C — Single Pulse ( $t_p \le 10 \ \mu s$ )	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	8.0 6.4 24	Adc Apk	
Total Power Dissipation Derate above 25°C	PD	40 0.32	Watts W/°C	
Operating and Storage Temperature Range	TJ, Tstg	-55 to 150	°C	
Single Pulse Drain–to–Source Avalanche Energy – Starting T <sub>J</sub> = $25^{\circ}$ C (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 10 Vdc, I <sub>L</sub> = 8.0 Apk, L = 3.0 mH, R <sub>G</sub> = $25^{\circ}$ Ω)	EAS	96	mJ	
Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>θ</sub> JC R <sub>θ</sub> JA	3.13 62.5	°C/W	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	т	260	°C	

Designer's Data for "Worst Case" Conditions - The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves - representing boundaries on device characteristics - are given to facilitate "worst case" design.

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

eferred devices are Motorola recommended choices for future use and best overall value.




**ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Ch	aracteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain–Source Breakdown Voltage (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Positiv	e)	V(BR)DSS	60 —		_	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		IDSS			10 100	μAdc
Gate–Body Leakage Current (V <sub>GS</sub> = $\pm 20$ Vdc, V <sub>DS</sub> = 0)		IGSS	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Temperature Coefficient (Negati	ve)	VGS(th)	2.0 —	3.0 5.0	4.0 —	Vdc mV/°C
Static Drain–Source On–Resistance (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 4.0 Adc)		R <sub>DS(on)</sub>	—	0.087	0.12	Ohm
Drain–Source On–Voltage ( $V_{GS}$ = ( $I_D$ = 8.0 Adc) ( $I_D$ = 4.0 Adc, $T_J$ = 125°C)	: 10 Vdc)	VDS(on)		0.7	1.2 1.0	Vdc
Forward Transconductance (VDS	= 10 Vdc, I <sub>D</sub> = 4.0 Adc)	9FS	3.0	4.8	_	mhos
DYNAMIC CHARACTERISTICS				•		4
Input Capacitance		C <sub>iss</sub>	_	424	570	pF
Output Capacitance	(V <sub>DS</sub> = 25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>oss</sub>	_	180	250	
Reverse Transfer Capacitance		C <sub>rss</sub>	_	45	90	
SWITCHING CHARACTERISTICS	(2)					
Turn–On Delay Time		<sup>t</sup> d(on)	—	8.0	20	ns
Rise Time	(V <sub>DD</sub> = 30 Vdc, I <sub>D</sub> = 8.0 Adc, V <sub>GS</sub> = 10 Vdc,	t <sub>r</sub>	—	31	60	
Turn–Off Delay Time	$R_{G} = 9.1 \Omega$	<sup>t</sup> d(off)	—	21	40	
Fall Time		t <sub>f</sub>	—	25	50	
Gate Charge (See Figure 8)	(V <sub>DS</sub> = 48 Vdc, I <sub>D</sub> = 8.0 Adc, V <sub>GS</sub> = 10 Vdc)	QT	—	13.9	20	nC
		Q <sub>1</sub>	—	2.6	—	
		Q <sub>2</sub>	—	6.6	—	
		Q <sub>3</sub>	—	6.1	—	
SOURCE-DRAIN DIODE CHARAC						
Forward On–Voltage (1)	$(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 8.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$	V <sub>SD</sub>		0.96 0.85	2.0 —	Vdc
Reverse Recovery Time (See Figure 14)	(I <sub>S</sub> = 8.0 Adc, V <sub>GS</sub> = 0 Vdc, dI <sub>S</sub> /dt = 100 A/μs)	t <sub>rr</sub>	—	59.7	—	ns
		<sup>t</sup> a	_	41	—	
		tb	_	18.7	—	
Reverse Recovery Stored Charge	]	Q <sub>RR</sub>	_	0.142	_	μC
NTERNAL PACKAGE INDUCTAN	CE					
Internal Drain Inductance (Measured from contact screw of (Measured from the drain lead of	on tab to center of die) 1.25" from package to center of die)	LD	_	3.5 4.5	_	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)		LS	—	7.5	—	nH

(2) Switching characteristics are independent of operating junction temperature.

#### **TYPICAL ELECTRICAL CHARACTERISTICS**








Figure 3. On–Resistance versus Drain Current and Temperature





Figure 5. On–Resistance Variation with Temperature



**Figure 2. Transfer Characteristics** 




Figure 4. On–Resistance versus Drain Current and Gate Voltage




Figure 6. Drain–To–Source Leakage Current versus Voltage

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

#### $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \times R_G/(V_{GG} - V_{GSP})$ 

 $t_f = Q_2 \times R_G / V_{GSP}$ 

where

VGG = the gate drive voltage, which varies from zero to VGG

RG = the gate drive resistance


and Q<sub>2</sub> and V<sub>GSP</sub> are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

 $t_{d(on)} = R_G C_{iss} ln [V_{GG}/(V_{GG} - V_{GSP})]$  $t_{d(off)} = R_G C_{iss} ln (V_{GG}/V_{GSP})$  The capacitance ( $C_{iSS}$ ) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on-state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation




Figure 8. Gate–To–Source and Drain–To–Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

#### SAFE OPERATING AREA


The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T<sub>C</sub>) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance–General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I<sub>DM</sub>) nor rated voltage (V<sub>DSS</sub>) is exceeded and the transition time (t<sub>r</sub>,t<sub>f</sub>) do not exceed 10  $\mu$ s. In addition the total power averaged over a complete switching cycle must not exceed (T<sub>J(MAX)</sub> – T<sub>C</sub>)/(R<sub>θJC</sub>).

A Power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain– to–source avalanche at currents up to rated pulsed current (I<sub>DM</sub>), the energy rating is specified at rated continuous current (I<sub>D</sub>), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I<sub>D</sub> can safely be assumed to equal the values indicated.

#### SAFE OPERATING AREA









Figure 14. Diode Reverse Recovery Waveform

#### PACKAGE DIMENSIONS



#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

