## **MOTOROLA** SEMICONDUCTOR: TECHNICAL DATA

# Designer's Data Sheet

# **Power Field Effect Transistor**

# P-Channel Enhancement-Mode **Silicon Gate**


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



## **MTP8P10**

**TMOS POWER FET 8 AMPERES** R<sub>DS(on)</sub> = 0.4 OHM 100 VOLTS



#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	100	Vdc
Drain-Gate Voltage (R <sub>GS</sub> = 1 M $\Omega$ )	VDGR	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	I <sub>D</sub>	8 25	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	TJ, T <sub>stg</sub>	-65 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case		R <sub>Ø</sub> JC	1.67	°C/W
Junction to Ambient	TO-204	R <sub>ØJA</sub>	30	]
We F	TO-220	i F	62.5	1
Maximum Lead Temperature f Purposes, 1/8" from case for		ΤL	260	°C



ligner's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Charac	teristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 0.25 mA)		V(BR)DSS	100		Vdc	
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ	= 125°C)	IDSS	_	10 100	μAdc	
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF	-	100	nAdc	
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR		100	nAdc	
N CHARACTERISTICS*						
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		V <sub>GS(th)</sub>	2 1.5	4.5 4	Vdc	
Static Drain-Source On-Resistance (V	GS = 10 Vdc, I <sub>D</sub> = 4 Adc)	R <sub>DS(on)</sub>	_	0.4	Ohm	
Drain-Source On-Voltage ( $V_{GS} = 10$ ( $I_D = 8$ Adc) ( $I_D = 4$ Adc, $T_J = 100$ °C)	V)	V <sub>DS(on)</sub>	_	4.8 3	Vdc	
Forward Transconductance (VDS =	15 V, I <sub>D</sub> = 4 A)	9FS	2		mhos	
YNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	Ciss	_	1200	pF	
Output Capacitance	f = 1 MHz)  See Figure 11	Coss	-	600		
Reverse Transfer Capacitance		Crss	_	180		
WITCHING CHARACTERISTICS* (TJ =	= 100°C)					
Turn-On Delay Time		td(on)	_	80	ns	
Rise Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub>	t <sub>r</sub>	_	150		
Turn-Off Delay Time	R <sub>gen</sub> = 50 ohms) See Figures 9, 13 and 14	td(off)	_	200		
Fall Time		t <sub>f</sub> '	_	150		
Total Gate Charge		$\Omega_{\mathbf{g}}$	33 (Typ)	50	nC	
Gate-Source Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> , I <sub>D</sub> = Rated I <sub>D</sub> , V <sub>GS</sub> = 10 V)	Qgs	16 (Typ)			
Gate-Drain Charge	ур такжи, ру, т дз	Ogd	17 (Typ)			
OURCE DRAIN DIODE CHARACTERIS	TICS*					
Forward On-Voltage	(I <sub>S</sub> = Rated I <sub>D</sub> V <sub>GS</sub> = 0)	V <sub>SD</sub>	3 (Typ)	6	Vdc	
Forward Turn-On Time		ton	Limited	by stray ind	ductance	
Reverse Recovery Time		t <sub>rr</sub>	300 (Typ)		ns	
NTERNAL PACKAGE INDUCTANCE (T	O-220)					
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.2)	ct screw on tab to center of die) lead 0.25" from package to center of die)		3.5 (Typ) 4.5 (Typ)	<u>-</u>	лH	
Internal Source Inductance (Measured from the source lead 0.	ce ource lead 0.25" from package to source bond pad.)		7.5 (Typ)	_		
Pulse Test: Pulse Width ≤ 300 µs. Duty Cvi		<u> </u>	1		I	

<sup>\*</sup>Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%

3

#### MTP8P10

#### **TYPICAL ELECTRICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

# 68E D ■■ MTP8P10

#### SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

# 

Figure 8. Maximum Rated Switching Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{BR}$ DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

3

V<sub>GS</sub>, GATE SOURCE VOLTAGE (VOLTS) MTP8P10 T<sub>J</sub> = 25°C I<sub>D</sub> = 8 A 80 V Qg, TOTAL GATE CHARGE (nC)

Figure 11. Capacitance Variation

Figure 12. Gate Charge versus **Gate-to-Source Voltage** 

### **RESISTIVE SWITCHING**




Figure 13. Switching Test Circuit




Figure 14. Switching Waveforms