

8051 Embedded Monitor Controller Flash Type with ISP


FEATURES

- 8051 core, 12MHz operating frequency.
- 1024-byte RAM; 64K-byte program Flash-ROM support In System Programming(ISP).
- Maximum 14 channels of 5V open-drain PWM DAC.
- Maximum 32 bi-directional I/O pins.
- SYNC processor for composite separation/insertion, H/V polarity/frequency check, polarity adjustment and programmable clamp pulse output.
- Built-in self-test pattern generator with four free-running timings.
- Built-in low power reset circuit.
- Compliant with VESA DDC1/2B/2Bi/2B+ standard.
- Dual slave IIC addresses.
- Single master IIC interface for internal device communication.
- 4-channel 6-bit ADC.
- Watchdog timer with programmable intervals.
- 40-pin DIP, 42-pin SDIP or 44-pin PLCC package.

GENERAL DESCRIPTIONS

The MTV212M64i micro-controller is an 8051 CPU core embedded device especially tailored to Monitor applications. It includes an 8051 CPU core, 1024-byte SRAM, SYNC processor, 14 built-in PWM DACs, VESA DDC interface, 4-channel A/D converter and a 64K-byte internal program Flash-ROM.

BLOCK DIAGRAM



This datasheet contains new product information. Myson Technology reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.



PIN CONNECTION

Note: As long as the pin sequence is not changed, the pin-out of 42 pin SDIP is negotiable according to customers' demand.

DA2/P5.2[1 DA1/P5.1[2 DA0/P5.0[3 RST[4 VDD[5 VSS[6 X2[7 X1[8 ISDA/P3.4/T0[9 ISCL/P3.5/T1[1 STOUT/P4.2[1 P1.0[1 P1.1[1 P3.2/INT0[1 P1.2[1 P1.2[1 P1.3[1 P1.4[1 P1.5[1 P1.6[2	e MTV212M64i 0 40 Pin 0 PDIP 1 2 3 4 5 6 7 8 9	40 VSYNC 39 HSYNC 38 DA3/P5.3 37 DA4/P5.4 36 DA5/P5.5 35 DA8/HALFH 34 DA9/HALFV 33 HBLANK/P4.1 32 VBLANK/P4.0 31 DA7/HCLAMP 30 DA6/P5.6 29 P2.7/DA13 28 P2.6/DA12 27 P2.5/DA11 26 P2.4/DA10 25 HSCL/P3.0/Rxd 24 HSDA/P3.1/Txd 23 P2.0/AD0 22 P2.1/AD1 21 P1.7	
DA2/P5.2 1 DA1/P5.1 2 DA0/P5.0 3 NC 4 NC 5 NC 6 RST 7 VDD 6 VSS 9 X2 1 ISDA/P3.4/T0 1 ISCL/P3.5/T1 1 STOUT/P4.2 1 P1.0 1 P1.1 1 P3.2/INT0 1 P1.2 1 P1.3 2 P1.4 2	2 3 3 4 5 5 6 7 8 9 20	42 VSYNC 41 HSYNC 40 DA3/P5.3 39 DA4/P5.4 38 DA5/P5.5 37 DA8/HALFH 36 DA9/HALFV 35 HBLANK/P4.1 34 VBLANK/P4.0 33 DA7/HCLAMP 32 DA6/P5.6 31 P2.6/DA12 30 P2.5/DA11 29 P2.4/DA10 28 HSCL/P3.0/Rxd 27 HSDA/P3.1/Txd 26 P2.0/AD0 25 P2.1/AD1 24 P1.7 23 P1.6 22 P1.5	Adv/P5.1 2 V NC 6 5 4 4 4 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 4 4 4 1 4 7 0 NC 6 5 6 38 DA9/HALFV P2.3/AD3 9 NTV212M64i 36 VBLANK/P4.0 37 HBLANK/P4.0 36 DA7/HCLAMP NC 7 4 DA6/P5.6 ISDA/P3.4/T0 13 ISCL/P3.5/T1 14 32 P2.6/DA12 STOUT/P4.2 15 31 P2.5/DA11 P2.2/AD2 16 20 P2.4/DA10 P1.0 17 2 2 1 P1 1, 5 5 6 7 10 P1 1, 7 10 P2.0/AD0 P1.0 17 2 2 1 P1 1, 5 5 6 7 10 P1 1, 7 10 P1



PIN DESCRIPTION

Name	Туре	Description
DA2/P5.2	I/O	PWM DAC output (5V open drain) / General purpose I/O (5V open drain)
DA1/P5.1	I/O	PWM DAC output (5V open drain) / General purpose I/O (5V open drain)
DA0/P5.0	I/O	PWM DAC output (5V open drain) / General purpose I/O (5V open drain)
RST	I	Active high reset
VDD	-	Positive Power Supply
P2.3/AD3	I/O	General purpose I/O (CMOS output or 8051 standard) / ADC Input
VSS	-	Ground
X2	0	Oscillator output
X1	I	Oscillator input
ISDA/P3.4/T0	I/O	Master IIC data (5V open drain) / General purpose I/O (8051 standard) / T0
ISCL/P3.5/T1	I/O	Master IIC clock (5V open drain) / General purpose I/O (8051 standard) / T1
STOUT/P4.2	0	Self-test video output (CMOS) / General purpose Output (CMOS)
P2.2/AD2	I/O	General purpose I/O (CMOS output or 8051 standard) / ADC Input
P1.0	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.1	I/O	General purpose I/O (CMOS output or 8051 standard)
P3.2/INT0	I	General purpose Input / INT0
P1.2	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.3	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.4	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.5	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.6	I/O	General purpose I/O (CMOS output or 8051 standard)
P1.7	I/O	General purpose I/O (CMOS output or 8051 standard)
P2.1/AD1	I/O	General purpose I/O (CMOS output or 8051 standard) / ADC Input
P2.0/AD0	I/O	General purpose I/O (CMOS output or 8051 standard) / ADC Input
HSDA/P3.1/Txd	I/O	Slave IIC data (5V open drain) / General purpose I/O (8051 standard) / Txd
HSCL/P3.0/Rxd	I/O	Slave IIC clock (5V open drain) / General purpose I/O (8051 standard) / Rxd
P2.4/DA10	I/O	General purpose I/O (CMOS output or 8051 standard) / PWM DAC output (CMOS)
P2.5/DA11	I/O	General purpose I/O (CMOS output or 8051 standard) / PWM DAC output (CMOS)
P2.6/DA12	I/O	General purpose I/O (CMOS output or 8051 standard) / PWM DAC output (CMOS)
P2.7/DA13	I/O	General purpose I/O (CMOS output or 8051 standard) / PWM DAC output (CMOS)
DA6/P5.6	I/O	PWM DAC output (CMOS) / General purpose I/O (CMOS output or open drain I/O)
DA7/HCLAMP	0	PWM DAC output (CMOS) / Hsync clamp pulse output (CMOS)
VBLANK/P4.0	0	Vertical blank (CMOS) / General purpose Output (CMOS)
HBLANK/P4.1	0	Horizontal blank (CMOS) / General purpose Output (CMOS)
DA9/HALFV	0	PWM DAC output (5V open drain) / vsync half freq. output (5V open drain)
DA8/HALFH	0	PWM DAC output (5V open drain) / hsync half freq. output (5V open drain)
DA5/P5.5	I/O	PWM DAC output (CMOS) / General purpose I/O (CMOS output or open drain I/O)
DA4/P5.4	I/O	PWM DAC output (CMOS) / General purpose I/O (CMOS output or open drain I/O)
DA3/P5.3	I/O	PWM DAC output (CMOS) / General purpose I/O (CMOS output or open drain I/O)
HSYNC		Horizontal SYNC or Composite SYNC Input
VSYNC	I	Vertical SYNC input




PIN CONFIGURATION

A "CMOS output pin" means it can sink and drive at least 4mA current. It's not recommended to use such pin as input function.

A "5V open drain pin" means it can sink at least 4mA current but only drive 10~20uA to VDD. It can be used as input or output function and needs an external pull up resistor.

A "8051 standard pin" is a pseudo open drain pin. It can sink at least 4mA current when output is at low level, and drive at least 4mA current for 160nS when output transits from low to high, then keeps driving at 100uA to maintain the pin at high level. It can be used as input or output function. It needs an external pull up resistor when driving heavy load devices.





FUNCTIONAL DESCRIPTIONS

1.8051 CPU Core

MTV212M64i includes all 8051 functions with the following exceptions:

- 1.1 The external RAM access is restricted to XFRs/AUXRAM within the MTV212M64i.
- <u>1.2</u> Port0, port3.3, port3.6 and port3.7 are not general-purpose I/O ports. They are dedicated to monitor special application.
- 1.3 INT1 input pin is not provided, it is connected to special interrupt sources.
- 1.4 Port2 is shared by special function pins.

In addition, there are 2 timers, 5 interrupt sources and a serial interface compatible with the standard 8051.

Note: All registers listed in this document reside in external RAM area (XFR). For internal RAM memory map, please refer to 8051 spec.

2. Memory Allocation

2.1 Internal Special Function Registers (SFR)

The SFR is a group of registers that are the same as standard 8051.

2.2 Internal RAM


There are total 256 bytes internal RAM in MTV212M64i, same as standard 8052.

2.3 External Special Function Registers (XFR)

The XFR is a group of registers allocated in the 8051 external RAM area 00h - 7Fh. Most of the registers are used for monitor control or PWM DAC. Program can initialize Ri value and use "MOVX" instruction to access these registers.

2.4 Auxiliary RAM (AUXRAM)

There are a total of 768 bytes auxiliary RAM allocated in the 8051 external RAM area 80h - FFh. The AUXRAM is divided into six banks, selected by XBANK register. Program can initialize Ri value and use "MOVX" instruction to access the AUXRAM.





3. Chip Configuration

The Chip Configuration registers define the chip pins function, as well as the connection, configuration and frequency of the functional blocks.

Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PADMOD	30h (w)	DA13E	DA12E	DA11E	DA10E	AD3E	AD2E	AD1E	AD0E
PADMOD	31h (w)		P56E	P55E	P54E	P53E	P52E	P51E	P50E
PADMOD	32h (w)	HIICE	IIICE	HLFVE	HLFHE	HCLPE	P42E	P41E	P40E
PADMOD	3Ah (w)	COP17	COP16	COP15	COP14	COP13	COP12	COP11	COP10
PADMOD	3Bh (w)	COP27	COP26	COP25	COP24	COP23	COP22	COP21	COP20
PADMOD	3Ch (w)					COP56	COP55	COP54	COP53
OPTION	33h (w)	PWMF	DIV253	FclkE	IICpass	ENSCL	Msel	MIICF1	MIICF0
OPTION	34h (w)							SlvAbs1	SlvAbs0
XBANK	35h (r/w)						Xbnk2	Xbnk1	Xbnk0

PADMOD (w) : Pad mode control registers. (All are "0" in Chip Reset)

DA13E = 1	\rightarrow Pin "P2.7/DA13" is DA13.	
= 0	\rightarrow Pin "P2.7/DA13" is P2.7.	
DA12E = 1	\rightarrow Pin "P2.6/DA12" is DA12.	
= 0	\rightarrow Pin "P2.6/DA12" is P2.6.	
DA11E = 1	\rightarrow Pin "P2.5/DA11" is DA11.	
= 0	\rightarrow Pin "P2.5/DA11" is P2.5.	
DA10E = 1	\rightarrow Pin "P2.4/DA10" is DA10.	
= 0	\rightarrow Pin "P2.4/DA10" is P2.4.	
AD3E = 1	\rightarrow Pin "P2.3/AD3" is AD3.	
= 0	\rightarrow Pin "P2.3/AD3" is P2.3.	
AD2E = 1	\rightarrow Pin "P2.2/AD2" is AD2.	
= 0	\rightarrow Pin "P2.2/AD2" is P2.2.	
AD1E = 1	\rightarrow Pin "P2.1/AD1" is AD1.	
= 0	\rightarrow Pin "P2.1/AD1" is P2.1.	
AD0E = 1	\rightarrow Pin "P2.0/AD0" is AD0.	
= 0	\rightarrow Pin "P2.0/AD0" is P2.0.	
P56E = 1	\rightarrow Pin "DA6/P5.6" is P5.6.	
= 0	\rightarrow Pin "DA6/P5.6" is DA6.	
P55E = 1	\rightarrow Pin "DA5/P5.5" is P5.5.	
= 0	\rightarrow Pin "DA5/P5.5" is DA5.	
P54E = 1	\rightarrow Pin "DA4/P5.4" is P5.4.	
= 0	\rightarrow Pin "DA4/P5.4" is DA4.	
P53E = 1	\rightarrow Pin "DA3/P5.3" is P5.3.	
= 0	\rightarrow Pin "DA3/P5.3" is DA3.	
P52E = 1	\rightarrow Pin "DA2/P5.2" is P5.2.	
= 0	\rightarrow Pin "DA2/P5.2" is DA2.	
P51E = 1	\rightarrow Pin "DA1/P5.1" is P5.1.	
= 0	\rightarrow Pin "DA1/P5.1" is DA1.	
P50E = 1	\rightarrow Pin "DA0/P5.0" is P5.0.	
= 0	\rightarrow Pin "DA0/P5.0" is DA0.	
HIICE = 1	\rightarrow Pin "HSCL/P3.0/Rxd" is HSCL;	pin "HSDA/P3.1/Txd" is HSDA.
= 0	\rightarrow Pin "HSCL/P3.0/Rxd" is P3.0/Rxd;	pin "HSDA/P3.1/Txd" is P3.1/Txd.
IIICE = 1	\rightarrow Pin "ISDA/P3.4/T0" is ISDA;	pin "ISCL/P3.5/T1" is ISCL.
= 0	\rightarrow Pin "ISDA/P3.4/T0" is P3.4/T0;	pin "ISCL/P3.5/T1" is P3.5/T1.
HLFVE = 1	\rightarrow Pin "DA9/HALFV" is VSYNC half fre	quency output.



= 0	\rightarrow Pin "DA9/HALFV" is DA9.
HLFHE = 1	\rightarrow Pin "DA8/HALFH" is HSYNC half frequency output.
= 0	\rightarrow Pin "DA8/HALFH" is DA8.
HCLPE = 1	\rightarrow Pin "DA7/HCLAMP" is HSYNC clamp pulse output.
= 0	\rightarrow Pin "DA7/HCLAMP" is DA7.
P42E = 1	\rightarrow Pin "STOUT/P4.2" is P4.2.
= 0	\rightarrow Pin "STOUT/P4.2" is STOUT.
P41E = 1	\rightarrow Pin "HBLANK/P4.1" is P4.1.
= 0	\rightarrow Pin "HBLANK/P4.1" is HBLANK.
P40E = 1	\rightarrow Pin "VBLANK/P4.0" is P4.0.
= 0	\rightarrow Pin "VBLANK/P4.0" is VBLANK.
COP17 = 1	\rightarrow Pin "P1.7" is CMOS Output.
= 0	\rightarrow Pin "P1.7" is 8051 standard I/O.
COP16 = 1	\rightarrow Pin "P1.6" is CMOS Output.
= 0	\rightarrow Pin "P1.6" is 8051 standard I/O.
COP15 = 1	\rightarrow Pin "P1.5" is CMOS Output.
= 0	\rightarrow Pin "P1.5" is 8051 standard I/O.
COP14 = 1	\rightarrow Pin "P1.4" is CMOS Output.
= 0	\rightarrow Pin "P1.4" is 8051 standard I/O.
COP13 = 1	\rightarrow Pin "P1.3" is CMOS Output.
= 0	\rightarrow Pin "P1.3" is 8051 standard I/O.
COP12 = 1	\rightarrow Pin "P1.2" is CMOS Output.
= 0	\rightarrow Pin "P1.2" is 8051 standard I/O.
COP11 = 1	\rightarrow Pin "P1.1" is CMOS Output.
= 0	\rightarrow Pin "P1.1" is 8051 standard I/O.
COP10 = 1	\rightarrow Pin "P1.0" is CMOS Output.
= 0	\rightarrow Pin "P1.0" is 8051 standard I/O.
COP27 = 1	\rightarrow Pin "P2.7/DA13" is CMOS data Output.
= 0	\rightarrow Pin "P2.7/DA13" is 8051 standard I/O or CMOS PWM DAC Output.
COP26 = 1	\rightarrow Pin "P2.6/DA12" is CMOS data Output.
= 0	ightarrow Pin "P2.6/DA12" is 8051 standard I/O or CMOS PWM DAC Output.
COP25 = 1	ightarrow Pin "P2.5/DA11" is CMOS data Output.
= 0	ightarrow Pin "P2.5/DA11" is 8051 standard I/O or CMOS PWM DAC Output.
COP24 = 1	ightarrow Pin "P2.4/DA10" is CMOS data Output.
= 0	ightarrow Pin "P2.4/DA10" is 8051 standard I/O or CMOS PWM DAC Output.
COP23 = 1	\rightarrow Pin "P2.3/AD3" is CMOS data Output.
= 0	ightarrow Pin "P2.3/AD3" is 8051 standard I/O or ADC Input.
COP22 = 1	\rightarrow Pin "P2.2/AD2" is CMOS data Output.
= 0	\rightarrow Pin "P2.2/AD2" is 8051 standard I/O or ADC Input.
COP21 = 1	\rightarrow Pin "P2.1/AD1" is CMOS data Output.
= 0	\rightarrow Pin "P2.1/AD1" is 8051 standard I/O or ADC Input.
COP20 = 1	\rightarrow Pin "P2.0/AD0" is CMOS data Output.
= 0	\rightarrow Pin "P2.0/AD0" is 8051 standard I/O or ADC Input.
COP56 = 1	\rightarrow Pin "DA6/P5.6" is CMOS data Output.
= 0	\rightarrow Pin "DA6/P5.6" is open drain I/O or CMOS PWM DAC.
COP55 = 1	\rightarrow Pin "DA5/P5.5" is CMOS data Output.
= 0	\rightarrow Pin "DA5/P5.5" is open drain I/O or CMOS PWM DAC.
COP54 = 1	\rightarrow Pin "DA4/P5.4" is CMOS data Output.
= 0	\rightarrow Pin "DA4/P5.4" is open drain I/O or CMOS PWM DAC.
COP53 = 1	\rightarrow Pin "DA3/P5.3" is CMOS data Output.
= 0	\rightarrow Pin "DA3/P5.3" is open drain I/O or CMOS PWM DAC.



OPTION (w) : Chip option configuration (All are "0" in Chip Reset).

PWMF = 1 \rightarrow Selects 94KHz PWM frequency. → Selects 47KHz PWM frequency. = 0 DIV253 = 1 \rightarrow PWM pulse width is 253-step resolution. \rightarrow PWM pulse width is 256-step resolution. -0FclkE = 1 \rightarrow Double CPU clock freq. \rightarrow HSCL/HSDA pin bypasses to ISCL/ISDA pin in DDC2 mode. IICpass = 1 = 0 \rightarrow Separates Master and Slave IIC block. \rightarrow Enables slave IIC block to hold HSCL pin low while MTV212M64i is unable to ENSCL = 1catch up the external master's speed. = 1 \rightarrow Master IIC block connects to HSCL/HSDA pins. Msel → Master IIC block connects to ISCL/ISDA pins. = 0MIICF1.MIICF0 = 1.1 \rightarrow Selects 400KHz Master IIC frequency. = 1.0 → Selects 200KHz Master IIC frequency. = 0.1→ Selects 50KHz Master IIC frequency. \rightarrow Selects 100KHz Master IIC frequency. = 0.0SIvAbs1,SIvAbs0 : Slave address length of Slave IIC block A. = 1.0 \rightarrow 5-bits slave address. = 0.1 \rightarrow 6-bits slave address. = 0.0 \rightarrow 7-bits slave address. **XBANK** (r/w) : Auxiliary RAM bank switch. Xbnk[2:0] = 0 \rightarrow Selects AUXRAM bank 0. = 1 \rightarrow Selects AUXRAM bank 1 \rightarrow Selects AUXRAM bank 0. = 2 = 3 \rightarrow Selects AUXRAM bank 1. \rightarrow Selects AUXRAM bank 0. - 4 \rightarrow Selects AUXRAM bank 1. = 5

4. Extra I/O

The extra I/O is a group of I/O pins located in XFR area. Port4 is output mode only. Port5 can be used as both output and input for that the pin of Port5 is open drain type, users must write corresponding bit of Port5 to "1" in input mode.

Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
PORT4	38h (w)						P42	P41	P40
PORT5	39h (r/w)		P56	P55	P54	P53	P52	P51	P50

PORT4 (w) : Port 4 data output value.

PORT5 (r/w) : Port 5 data input/output value.

5. PWM DAC

Each output pulse width of PWM DAC converter is controlled by an 8-bit register in XFR. The frequency of PWM clk is 47KHz or 94KHz, selected by PWMF. And the total duty cycle step of these DAC outputs is 253 or 256, selected by DIV253. If DIV253=1, writing FDH/FEH/FFH to DAC register generates stable high output. If DIV253=0, the output will pulse low at least once even if the content of DAC register is FFH. Writing 00H to DAC register generates stable low output.




Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0				
DA0	20h (r/w)		Pulse width of PWM DAC 0										
DA1	21h (r/w)			Pul	se width o	f PWM DA	\C 1						
DA2	22h (r/w)			Pul	se width o	f PWM DA	C 2						
DA3	23h (r/w)			Pul	se width o	f PWM DA	VC 3						
DA4	24h (r/w)			Pul	se width o	f PWM DA	\C 4						
DA5	25h (r/w)			Pul	se width o	f PWM DA	\C 5						
DA6	26h (r/w)			Pul	se width o	f PWM DA	NC 6						
DA7	27h (r/w)			Pul	se width o	f PWM DA	NC 7						
DA8	28h (r/w)			Pul	se width o	f PWM DA	VC 8						
DA9	29h (r/w)			Pul	se width o	f PWM DA	VC 9						
DA10	2Ah (r/w)			Puls	e width of	PWM DA	C 10						
DA11	2Bh (r/w)			Puls	e width of	PWM DA	C 11						
DA12	2Ch (r/w)		Pulse width of PWM DAC 12										
DA13	2Dh (r/w)			Puls	e width of	PWM DA	C 13						

DA0-13 (r/w) : The output pulse width control for DA0-13.

 * All of PWM DAC converters are centered with value 80h after power on.

6. H/V SYNC Processing

The H/V SYNC processing block performs the functions of composite signal separation/insertion. SYNC inputs presence check, frequency counting, polarity detection and control, as well as the protection of VBLANK output while VSYNC speeds up in high DDC communication clock rate. The present and frequency function block treat any pulse shorter than one OSC period as noise.



H/V SYNC Processor Block Diagram



6.1 Composite SYNC separation/insertion

The MTV212M64i continuously monitors the input HSYNC, if the vertical SYNC pulse can be extracted from the input, a CVpre flag is set and users can select the extracted "CVSYNC" for the source of polarity check, frequency count, and VBLANK output. The CVSYNC will have 8us delay compared to the original signal. The MTV212M64i can also insert pulse to HBLANK output during composite active time of VSYNC. The insert pulse's width is 1/8 HSYNC period and the insertion frequency can adapt to original HSYNC. The HBLANK pulse can be disabled or enabled by setting "NoHins" control bit.

6.2 H/V Frequency Counter

MTV212M64i can discriminate HSYNC/VSYNC frequency and save the information in XFRs. The 14 bits Hcounter counts the time of 64xHSYNC period, then loads the result into the HCNTH/HCNTL latch. The output value will be [(12800000/H-Freq) - 1], updated once per VSYNC/CVSYNC period when VSYNC/CVSYNC is present or continuously updated when VSYNC/CVSYNC is non-present. The 12 bits Vcounter counts the time between two VSYNC pulses, then loads the result into the VCNTH/VCNTL latch. The output value will be (62500/V-Freq), updated every VSYNC/CVSYNC period. An extra overflow bit indicates the condition of H/V counter overflow. The VFchg/HFchg interrupt is set when VCNT/HCNT value changes or overflows. Table 4.2.1 and Table 4.2.2 show the HCNT/VCNT value under the operations of 12MHz.

6.2.1	H-Freq Table	
н	Freq(KHZ)	Output Value (14 bits)
11-		12MHz OSC (hex / dec)
1	31.5	0FDEh / 4062
2	37.5	0D54h / 3412
3	43.3	0B8Bh / 2955
4	46.9	0AA8h / 2728
5	53.7	094Fh / 2383
6	60.0	0854h / 2132
7	68.7	0746h / 1862
8	75.0	06AAh / 1706
9	80.0	063Fh / 1599
10	85.9	05D1h / 1489
11	93.8	0554h / 1364
12	106.3	04B3h / 1203

6.2.1 H-Freq Table

6.2.2 V-Freq Table

v	-Freq(Hz)	Output value (12bits) 12MHz OSC (hex / dec)
1	56	45Ch / 1116
2	60	411h / 1041
3	70	37Ch / 892
4	72	364h / 868
5	75	341h / 833
6	85	2DFh / 735

6.3 H/V Present Check

The Hpresent function checks the input HSYNC pulse, Hpre flag is set when HSYNC is over 10KHz or cleared when HSYNC is under 10Hz. The Vpresent function checks the input VSYNC pulse, the Vpre flag is set when VSYNC is over 40Hz or cleared when VSYNC is under 10Hz. The HPRchg interrupt is set when the Hpre value changes. The VPRchg interrupt is set when the Vpre/CVpre value change. However, the CVpre flag interrupt may be disabled when S/W disables the composite function.



6.4 H/V Polarity Detect


The polarity functions detect the input HSYNC/VSYNC high and low pulse duty cycle. If the high pulse duration is longer than that of the low pulse, the negative polarity is asserted; otherwise, positive polarity is asserted. The HPLchg interrupt is set when the Hpol value changes. The VPLchg interrupt is set when the Vpol value changes.

6.5 Output HBLANK/VBLANK Control and Polarity Adjust


The HBLANK is the mux output of HSYNC, composite Hpulse and self-test horizontal pattern. The VBLANK is the mux output of VSYNC, CVSYNC and self-test vertical pattern. The mux selection and output polarity are S/W controllable. The VBLANK output is cut off when VSYNC frequency is over 200Hz. The HBLANK/VBLANK shares the output pin with P4.1/ P4.0.

6.6 Self-Test Pattern Generator


For testing purposes, this generator can generate 4 display patterns, which are positive cross-hatch, negative cross-hatch, full white, and full black (showed as following figure). The HBLANK output frequency of the pattern can be chosen to 95.2KHz, 63.5KHz, 47.6KHz and 31.75KHz. The VBLANK output frequency of the pattern is 72Hz or 60Hz. It is originally designed to support monitor manufacturers to do burn-in test, or offer end-users a reference to check the monitor. The output STOUT of the generator shares the output pin with P4.2.



Positive cross-hatch



Full white




Negative cross-hatch



Full black





MTV212M64i Self-Test Pattern Timing

	63.5KH	z, 60Hz	47.6KH	z, 60Hz	31.7KH	z, 60Hz	95.2KHz, 72Hz			
	Time	H dots	Time	H dots	Time	H dots	Time	H dots		
Hor. Total time (A)	15.75us	1280	21.0us	1024	31.5us	640	10.5us	1600		
Hor. Active time (D)	12.05us	979.3	16.07us	783.2	24.05us	488.6	8.03us	1224		
Hor. F. P. (E)	0.2us	16.25	0.28us	12	0.45us	9	0.14us	21		
SYNC pulse width (B)	1.5us	122	2us	90	3us	61	1.0us	152		
Hor. B. P. (C)	2us	162.54	2.67us	110	4us	81.27	1.33us	203		

	Time	V lines						
Vert. Total time (O)	16.66ms	1024	16.66ms	768	16.66ms	480	13.89ms	1200
Vert. Active time (R)	15.65ms	962	15.65ms	721.5	15.65ms	451	13.03ms	1126
Vert. F. P. (S)	0.063ms	3.87	0.063ms	2.9	0.063ms	1.82	0.052ms	4.5
SYNC pulse width (P)	0.063ms	3.87	0.063ms	2.9	0.063ms	1.82	0.052ms	4.5
Vert. B. P. (Q)	0.882ms	54.2	0.882ms	40.5	0.882ms	25.4	0.756ms	65

* 8 x 8 blocks of cross hatch pattern in display region.

6.7 HSYNC Clamp Pulse Output

The HCLAMP output is active by setting "HCLPE" control bit. The leading edge position, pulse width and polarity of HCLAMP are S/W controllable.

6.8 VSYNC Interrupt

The MTV212M64i checks the VSYNC input pulse and generates an interrupt at its leading edge. The VSYNC flag is set each time when MTV212M64i detects a VSYNC pulse. The flag is cleared by S/W writing a "0".

6.9 H/V SYNC Processor Register

Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
HVSTUS	40h (r)	CVpre		Hpol	Vpol	Hpre	Vpre	Hoff	Voff
HCNTH	41h (r)	Hovf		HF13	HF12	HF11	HF10	HF9	HF8
HCNTL	42h (r)	HF7	HF6	HF5	HF4	HF3	HF2	HF1	HF0
VCNTH	43h (r)	Vovf				VF11	VF10	VF9	VF8
VCNTL	44h (r)	VF7	VF6	VF5	VF4	VF3	VF2	VF1	VF0
HVCTR0	40h (w)	C1	C0	NoHins	SelExH	IVHIfH	HIfHE	HBpl	VBpl
HVCTR2	42h (w)			Selft	STF1	STF0	Rt1	Rt0	STE
HVCTR3	43h (w)		CLPEG	CLPPO	CLPW2	CLPW1	CLPW0		
INTFLG	48h (r/w)	HPRchg	VPRchg	HPLchg	VPLchg	HFchg	VFchg		Vsync
INTEN	49h (w)	EHPR	EVPR	EHPL	EVPL	EHF	EVF		EVsync

HVSTUS (r): The status of polarity, present and static level for HSYNC and VSYNC.

()		1 271
CVpre	= 1	\rightarrow The extracted CVSYNC is present.
	= 0	\rightarrow The extracted CVSYNC is not present.
Hpol	= 1	\rightarrow HSYNC input is positive polarity.
	= 0	\rightarrow HSYNC input is negative polarity.
Vpol	= 1	\rightarrow VSYNC (CVSYNC) is positive polarity.
	= 0	\rightarrow VSYNC (CVSYNC) is negative polarity.
Hpre	= 1	\rightarrow HSYNC input is present.
	= 0	\rightarrow HSYNC input is not present.
Vpre	= 1	\rightarrow VSYNC input is present.
	= 0	\rightarrow VSYNC input is not present.
Hoff*	= 1	\rightarrow Off level of HSYNC input is high.
	= 0	\rightarrow Off level of HSYNC input is low.
Voff*	= 1	\rightarrow Off level of VSYNC input is high.
	= 0	\rightarrow Off level of VSYNC input is low.
*U_44 O		vro valid whon Hara O or Vara O

*Hoff and Voff are valid when Hpre=0 or Vpre=0.

HCNTH (r) : H-Freq counter's high bits.

Hovf = 1 \rightarrow H-Freq counter is overflowed, this bit is cleared by H/W when condition removed. HF13 - HF8 : 6 high bits of H-Freq counter.

HCNTL (r) : H-Freq counter's low byte.

VCNTH (r) : V-Freq counter's high bits.

- Vovf = 1 \rightarrow V-Freq counter is overflowed, this bit is cleared by H/W when condition removed.
- VF11 8 : 4 high bits of V-Freq counter.
- **VCNTL** (r) : V-Freq counter's low byte.

HVCTR0 (w) : H/V SYNC processor control register 0.

- C1, C0 = 1,1 \rightarrow Selects CVSYNC as the polarity, freq and VBLANK source.
 - = 1,0 \rightarrow Selects VSYNC as the polarity, freq and VBLANK source.
 - = 0,0 \rightarrow Disables composite function.
 - = 0,1 \rightarrow H/W automatically switches to CVSYNC when CVpre=1 and VSpre=0.
- NoHins = 1 \rightarrow HBLANK has no insert pulse in composite mode.
 - = 0 \rightarrow HBLANK has insert pulse in composite mode.
- SelExH = 1 \rightarrow Input source of HLFHO is P1.0.
 - = 0 \rightarrow Input source HLFHO is HSYNC.



١٧	/HIfH	= 1	\rightarrow HLFHO is inverted.
		= 0	\rightarrow HLFHO is not inverted.
Н	llfHE		\rightarrow HLFHO is half freq. of HSYNC/P1.0.
		= 0	\rightarrow HLFHO is same freq. of HSYNC/P1.0.
Н	IBpl	= 1	\rightarrow Negative polarity HBLANK output.
	· .	= 0	\rightarrow Positive polarity HBLANK output.
V	'Bpl	= 1	\rightarrow Negative polarity VBLANK output.
		= 0	ightarrow Positive polarity VBLANK output.
HVCTR2	()).	Salf_ta	st pattern generator control.
	elft	= 1	\rightarrow Enables generator.
0	ent	= 0	\rightarrow Disables generator.
S	TF1,S	-	= 1,1 \rightarrow 95.2KHz(horizontal)/72Hz(vertical) output selected.
0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	$= 1,0 \rightarrow 63.5$ KHz(horizontal)/60Hz(vertical) output selected.
			$= 0,1 \rightarrow 47.6$ KHz(horizontal) /60Hz(vertical) output selected.
			$= 0.0 \rightarrow 31.75$ KHz(horizontal) /60Hz(vertical) output selected.
R	t1.Rt0	0 = 0,0	\rightarrow Positive cross-hatch pattern output.
	,	= 0,1	\rightarrow Negative cross-hatch pattern output.
		= 1,0	\rightarrow Full white pattern output.
		= 1,1	\rightarrow Full black pattern output.
S	ΤE	= 1	\rightarrow Enables STOUT output.
		= 0	\rightarrow Disables STOUT output.
	. ,		C clamp pulse control register.
С	LPEG		\rightarrow Clamp pulse follows HSYNC leading edge.
= 0		-	\rightarrow Clamp pulse follows HSYNC trailing edge.
С	LPPO		\rightarrow Positive polarity clamp pulse output.
		= 0	\rightarrow Negative polarity clamp pulse output.
			CLPW2 : CLPW0 : Pulse width of clamp pulse is [(CLPW2:CLPW0) + 1] x 0.167 μs for 12MHz X'tal selection.
			$[(CLFWZ.CLFW0) + 1] \times 0.107 \ \mu s 101 \ 12101 \ 12 \ x tal selection.$
INTFLG (w):	Interru	pt flag. An interrupt event will set its individual flag, and, if the corresponding interrupt
	,		bit is set, the INT1 source of 8051 core will be driven by a zero level. Software MUST
		clear th	nis register while serving the interrupt routine.
Н	IPRch	g= 1	\rightarrow No action.
		= 0	ightarrow Clears HSYNC presence change flag.
V	PRch	g= 1	\rightarrow No action.
		= 0	\rightarrow Clears VSYNC presence change flag.
Н	IPLchg	<i>,</i>	
		= 0	\rightarrow Clears HSYNC polarity change flag.
V	PLchg		\rightarrow No action.
		= 0	\rightarrow Clears VSYNC polarity change flag.
Н	lFchg		\rightarrow No action. \rightarrow Clears HSYNC frequency change flag.
V	Eaba	= 0	\rightarrow Clears HS find frequency change hag. \rightarrow No action.
V	Fchg	= 1 = 0	\rightarrow No action. \rightarrow Clears VSYNC frequency change flag.
M	'sync		\rightarrow Clears vS find frequency change hag. \rightarrow No action.
V	Sync	= 1 = 0	\rightarrow Clears VSYNC interrupt flag.
		-0	
INTFLG ((r):	Interru	pt flag.
•	. ,	g= 1	
		-	\rightarrow Indicates a VSYNC presence change.

- $\begin{array}{ll} \mbox{VPRchg=1} & \rightarrow \mbox{Indicates a VSYNC presence change.} \\ \mbox{HPLchg=1} & \rightarrow \mbox{Indicates a HSYNC polarity change.} \end{array}$
- Revision 0.9



VPLchg	g= 1	\rightarrow Indicates a VSYNC polarity change.
HFchg	= 1	\rightarrow Indicates a HSYNC frequency change or counter overflow.
VFchg	= 1	\rightarrow Indicates a VSYNC frequency change or counter overflow.
Vsync	= 1	\rightarrow Indicates a VSYNC interrupt.
• / ``	1	
l (w) :	Interrup	ot enable.
EHPR	= 1	\rightarrow Enables HSYNC presence change interrupt.
	4	Fraction VOVNO records at an existence of

INTEN

- () .		
EHPR	= 1	ightarrow Enables HSYNC presence change interrupt.
EVPR	= 1	ightarrow Enables VSYNC presence change interrupt.
EHPL	= 1	ightarrow Enables HSYNC polarity change interrupt.
EVPL	= 1	ightarrow Enables VSYNC polarity change interrupt.
EHF	= 1	\rightarrow Enables HSYNC frequency change / counter overflow interrupt.
EVF	= 1	\rightarrow Enables VSYNC frequency change / counter overflow interrupt.
EVsync	:= 1	\rightarrow Enables VSYNC interrupt.

7. DDC & IIC Interface

7.1 DDC1 Mode

The MTV212M64i enters DDC1 mode after Reset. In this mode, VSYNC is used as data clock. The HSCL pin should remain at high. The data output to the HSDA pin is taken from a shift register in MTV212M64i. The shift register fetches data byte from the DDC1 data buffer (DBUF) then sends it in 9 bits packet formats which includes a null bit (=1) as packet separator. The DBUF sets the Dbufl interrupt flag when the shift register reads out the data byte from DBUF. Software needs to write EDID data to DBUF as soon as the Dbufl is set. The Dbufl interrupt is automatically cleared when Software writes a new data byte to DBUF. The Dbufl interrupt can be masked or enabled by EDbufl control bit.

7.2 DDC2B Mode

The MTV212M64i switches to DDC2B mode when it detects a high to low transition on the HSCL pin. Once MTV212M64i enters DDC2B mode, S/W can set IICpass control bit to allow HOST accessing EEPROM directly. Under such condition, the HSDA and HSCL are directly bypassed to ISDA and ISCL pins. The other way to perform DDC2 function is to clear IICpass and config the Slave A IIC block to act as EEPROM behavior. The slave address of Slave A block can be chosen by S/W as 5-bits. 6-bits or 7-bits. For example. if S/W chooses 5-bits slave address as 10100b, the slave IIC block A will respond to slave address 10100xxb and save the 2 LSB "xx" in XFR. This feature enables MTV212M64i to meet PC99 requirement. The MTV212M64i will return to DDC1 mode if HSCL is kept high for 128 VSYNC clock period. However, it will lock in DDC2B mode if a valid IIC address (1010xxxb) has been detected on HSCL/HSDA bus. The DDC2 flag reflects the current DDC status, S/W may clear it by writing a "0" to it.

7.3 Slave Mode IIC function Block

The slave mode IIC block is connected to HSDA and HSCL pins. This block can receive/transmit data using IIC protocol. There are 2 slave addresses to which MTV212M64i can respond. S/W may write the SLVAADR/SLVBADR register to determine the slave addresses. The Slave A address can be configured to 5-bits, 6-bits or 7-bits by S/W setting the SIvAbs1 and SIvAbs0 control bits.

In receive mode, the block first detects IIC slave address matching the condition, then issues a SIvAMI/SIvBMI interrupt. If the matched address is Slave A, MTV212M64i will save 2 LSB bits of the matched address to SIvAlsb1 and SIvAlsb0 register. The data from HSDA is shifted into shift register then written to RCABUF/RCBBUF register when a data byte is received. The first byte loaded is word address (slave address is dropped). This block also generates a RCAI/RCBI (receive buffer full interrupt) every time when the RCABUF/RCBBUF is loaded. If S/W is not able to read out the RCABUF/RCBBUF in time, the next byte in shift register will not be written to RCABUF/RCBBUF and the slave block returns NACK to the master. This feature guarantees the data integrity of communication. The WadrA/WadrB flag can tell S/W whether the data in RCABUF/RCBBUF is a word address.

In transmit mode, the block first detects IIC slave address matching the condition, then issues a SIvAMI/SIvBMI interrupt. In the mean time, the SIvAlsb1/SIvAlsb0 is also updated if the matched address is Slave A, and the data pre-stored in the TXABUF/TXBBUF is loaded into shift register, resulting in

Revision 0.9



TXABUF/TXBBUF emptying and generates a TXAI/TXBI (transmits buffer empty interrupt). S/W should write the TXABUF/TXBBUF a new byte for the next transfer before shift register empties. A failure of this process will cause data corrupt. The TXAI/TXBI occurs every time when shift register reads out the data from TXABUF/TXBBUF.

The SIvAMI/SIvBMI is cleared by writing "0" to corresponding bit in INTFLG register. The RCAI/RCBI is cleared by reading RCABUF/RCBBUF. The TXAI/TXBI is cleared by writing TXABUF/TXBBUF. If the control bit ENSCL is set, the block will hold HSCL low until the RCAI/RCBI/TXAI/TXBI is cleared. *Please see the attachments about "Slave IIC Block Timing".

7.4 Master Mode IIC Function Block

The master mode IIC block can be connected to the ISDA /ISCL pins or the HSDA/HSCL pins, selected by Msel control bit. Its speed can be selected to 50KHz-400KHz by S/W setting the MIICF1/MIICF0 control bit. The software program can access the external IIC device through this interface. Since the EDID/VDIF data and the display information share the common EEPROM, precaution must be taken to avoid bus conflicting while Msel=0. In DDC1 mode or IICpass=0, the ISCL/ISDA is controlled by MTV212M64i only. In DDC2 mode and IICpass flag is set, the host may access the EEPROM directly. Software can test the HSCL condition by reading the Hbusy flag, which is set in case of HSCL=0, and keeps high for 100uS after the HSCL's rising edge. S/W can launch the master IIC transmit/receive by clearing the P bit. Once P=0, MTV212M64i will hold HSCL low to isolate the access to EEPROM of the host. A summary of master IIC access is illustrated as follows.

7.4.1. To write IIC Device

- 1. Write MBUF the Slave Address.
- 2. Set S bit to Start.
- 3. After the MTV212M64i transmit this byte, a Mbufl interrupt will be triggered.
- 4. Program can write MBUF to transfer next byte or set P bit to stop.
- * Please see the attachments about "Master IIC Transmit Timing".

7.4.2. To read IIC Device

- 1. Write MBUF the Slave Address.
- 2. Set S bit to Start.
- 3. After the MTV212M64i transmit this byte, a Mbufl interrupt will be triggered.
- 4. Set or reset the MAckO flag according to the IIC protocol.
- 5. Read out MBUF the useless byte to continue the data transfer.
- 6. After the MTV212M64i receives a new byte, the Mbufl interrupt is triggered again.
- 7. Read MBUF also trigger the next receive operation, but set P bit before read can terminate the operation.
- * Please see the attachments about "Master IIC Receive Timing".

Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
IICCTR	00h (r/w)	DDC2					MAckO	Р	S
IICSTUS	01h (r)	WadrB	WadrA	SIvRWB	SAckIn	SLVS		SlvAlsb1	SlvAlsb0
IICSTUS	02h (r)	MAckIn	Hifreq	Hbusy					
INTFLG	03h (r)	TXBI	RCBI	SIvBMI	TXAI	RCAI	SIvAMI	Dbufl	Mbufl
INTFLG	03h (w)			SIvBMI			SIvAMI		Mbufl
INTEN	04h (w)	ETXBI	ERCBI	ESIvBMI	ETXAI	ERCAI	ESIvAMI	EDbufl	EMbufl
MBUF	05h (r/w)	Master IIC receive/transmit data buffer							
RCABUF	06h (r)		Slave A IIC receive buffer						
TXABUF	06h (w)	Slave A IIC transmit buffer							
SLVAADR	07h (w)	ENSIvA	ENSIvA Slave A IIC address						
RCBBUF	08h (r)	Slave B IIC receive buffer							
TXBBUF	08h (w)	Slave B IIC transmit buffer							
SLVBADR	09h (w)	ENSIvB Slave B IIC address							
DBUF	0Ah (w)			DD	C1 transm	nit data bu	ffer		





IICCTR (r/w) · IIC int	terface control register.
DDC2 = 1	•
= 0	\rightarrow MTV212M64i is in DDC1 mode.
MAckO = 1	\rightarrow In master receive mode, NACK is returned by MTV212M64i.
= 0	\rightarrow In master receive mode, ACK is returned by MTV212M64i.
	\rightarrow Start condition when Master IIC is not during transfer.
	\rightarrow Stop condition when Master IIC is not during transfer.
	\leftrightarrow Will resume transfer after a read/write MBUF operation.
= X, C	ightarrow Force HSCL low and occupy the master IIC bus.
* A write/read MBUF	operation can be recognized only after 10us of the Mbufl flag's rising edge.
IICSTUS (r) : IIC int	terface status register.
.,	\rightarrow The data in RCBBUF is word address.
	\rightarrow The data in RCABUF is word address.
	ightarrow Current transfer is slave transmit
= 0	ightarrow Current transfer is slave receive
SAckIn = 1	ightarrow The external IIC host respond NACK.
SLVS = 1	ightarrow The slave block has detected a START, cleared when STOP detected.
SIvAlsb1,SIvA	Alsb0 : The 2 LSB which host sends to Slave A block.
MAckIn = 1	ightarrow Master IIC bus error, no ACK received from the slave IIC device.
= 0	ightarrow ACK received from the slave IIC device.
Hifreq = 1	
Hbusy = 1	ightarrow Host drives the HSCL pin to low.
INTFLG (w) : Interru	upt flag. A interrupt event will set its individual flag, and, if the corresponding interrupt
	e bit is set, the 8051 INT1 source will be driven by a zero level. Software MUST clear
	egister while serving the interrupt routine.
SIvBMI = 1	\rightarrow No action.
	\rightarrow Clears SIvBMI flag.
SIvAMI = 1	\rightarrow No action.
= 0	\rightarrow Clears SIvAMI flag.
Mbufl = 1	\rightarrow No action.
= 0	ightarrow Clears Master IIC bus interrupt flag (Mbufl).
INTFLG (r) : Interr	upt flag
TXBI = 1	
RCBI = 1	\rightarrow Indicates the RCBBUF has received a new data byte, cleared by reading
	RCBBUF.
SIvBMI = 1	\rightarrow Indicates the slave IIC address B matches condition.
TXAI = 1	ightarrow Indicates the TXABUF needs a new data byte, cleared by writing TXABUF.
RCAI = 1	→ Indicates the RCABUF has received a new data byte, cleared by reading RCABUF.
SIvAMI = 1	\rightarrow Indicates the slave IIC address A matches condition.
Dbufl = 1	\rightarrow Indicates the DDC1 data buffer needs a new data byte, cleared by writing DBUF.
Mbufl = 1	ightarrow Indicates a byte is sent/received to/from the master IIC bus.
INTEN (w) : Interr	upt enable.
ETXBI = 1	
ERCBI = 1	
ESIvBMI = 1	•
ETXAI = 1	
ERCAI = 1	\rightarrow Enables RCABUF interrupt.

 $\mathsf{ESlvAMI} = \mathsf{1} \qquad \rightarrow \mathsf{Enables} \ \mathsf{slave} \ \mathsf{address} \ \mathsf{A} \ \mathsf{match} \ \mathsf{interrupt}.$



EDbufl = 1	\rightarrow Enables DDC1 data buffer interrupt.
	\rightarrow Enables DDC I data buller interrupt.

EMbufI = 1 \rightarrow Enables Master IIC bus interrupt.

- **Mbuf** (w) : Master IIC data shift register, after START and before STOP condition, writing this register will resume transmission of MTV212M64i to the IIC bus.
- **Mbuf** (r) : Master IIC data shift register, after START and before STOP condition, reading this register will resume receiving of MTV212M64i from the IIC bus.
- **RCABUF** (r) : Slave IIC block A receives data buffer.
- **TXABUF** (w) : Slave IIC block A transmits data buffer.

SLVAADR (w) : Slave IIC block A's enable and address.

- ENslvA = 1 \rightarrow Enables slave IIC block A.
 - = 0 \rightarrow Disables slave IIC block A.
- bit6-0 : Slave IIC address A to which the slave block should respond.
- **RCBBUF** (r) : Slave IIC block B receives data buffer.
- **TXBBUF** (w) : Slave IIC block B transmits data buffer.

SLVBADR (w) : Slave IIC block B's enable and address.

- ENslvB = 1 \rightarrow Enables slave IIC block B.
 - $= 0 \rightarrow$ Disables slave IIC block B.

bit6-0 : Slave IIC address B to which the slave block should respond.

8. Low Power Reset (LVR) & Watchdog Timer

When the voltage level of power supply is below 4.0V(+/-0.2V) for a specific period of time, the LVR will generate a chip reset signal. After the power supply is above 4.0V(+/-0.2V), LVR maintains in reset state for 144 Xtal cycle to guarantee the chip exit reset condition with a stable X'tal oscillation.

The WatchDog Timer automatically generates a device reset when it is overflowed. The interval of overflow is 0.25 sec x N, where N is a number from 1 to 8, and can be programmed via register WDT(2:0). The timer function is disabled after power on reset, users can activate this function by setting WEN, and clear the timer by set WCLR.

9. A/D converter

The MTV212M64i is equipped with three 6-bit A/D converters, S/W can select the current convert channel by setting the SADC1/SADC0 bit. The refresh rate for the ADC is OSC freq./12288. The ADC compare the input pin voltage with internal VDD*N/64 voltage (where N = 0 - 63). The ADC output value is N when pin voltage is greater than VDD*N/64 and smaller than VDD*(N+1)/64.

Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
ADC	10h (w)	ENADC				SADC3	SADC2	SADC1	SADC0
ADC	10h (r)					ADC conv	ert Result		
WDT	18h (w)	WEN	WCLR				WDT2	WDT1	WDT0

WDT (w) : WatchDog Timer control register.

WEN	= 1	\rightarrow Enables WatchDog Timer.
WCLR	= 1	\rightarrow Clears WatchDog Timer.
WDT2: WDT0	= 0	\rightarrow Overflow interval = 8 x 0.25 sec.



= 1	\rightarrow Overflow interval = 1 x 0.25 sec.
-----	---

- = 2 \rightarrow Overflow interval = 2 x 0.25 sec.
- $= 3 \rightarrow \text{Overflow interval} = 3 \times 0.25 \text{ sec.}$
- = 4 \rightarrow Overflow interval = 4 x 0.25 sec.
- $= 5 \rightarrow \text{Overflow interval} = 5 \times 0.25 \text{ sec.}$
- $= 6 \rightarrow \text{Overflow interval} = 6 \times 0.25 \text{ sec.}$
- = 7 \rightarrow Overflow interval = 7 x 0.25 sec.

ADC (w) :	ADC control.	
ENADC	= 1	\rightarrow Enables ADC.
SADC0	= 1	\rightarrow Selects ADC0 pin input.
SADC1	= 1	\rightarrow Selects ADC1 pin input.
SADC2	= 1	\rightarrow Selects ADC2 pin input.
SADC3	= 1	\rightarrow No action.

ADC (r) : ADC convert result.

10. In System Programming function (ISP)

The Flash memory can be programmed by a specific WRITER in parallel mode, or by IIC Host in serial mode while the system is working. The feature of ISP is outlined as below:

- 1. Single 5V power supply for Program/Erase/Verify.
- 2. Block Erase: 128 Byte at 4mS
- 3. Whole Flash erase (Blank): 4mS
- 4. Byte programming Cycle time: 60uS
- 5. Read access time: 40ns
- 6. Only one two-pin IIC bus (shared with DDC2) is needed for ISP in user/factory mode.
- 7. IIC Bus clock rates up to 140KHz.
- 8. Whole 32K byte Flash programming within 3 Sec.
- 9. CRC check provides 100% coverage for all single/double bit errors.

After power on/Reset, the MTV212M64i is running the original ROM code. Once the S/W detects a ISP request (by key or IIC), S/W can accept the request following the steps below:

- 1. Clear watchdog to prevent reset during ISP period.
- 2. Disable all interrupt to prevent CPU wake-up.
- 3. Write IIC address of ISP slave to ISPSLV for communication.
- 4. Write 93h to ISP enable register (ISPEN) to enable ISP.
- 5. Enter 8051 idle mode.

When ISP is enabled, the MTV212M64i will disable WatchDog reset and switch the Flash interface to ISP host in 15-22.5uS. So S/W MUST enter idle mode immediately after enabling ISP. In the 8051 idle mode, PWM DACs and I/O pins keep running at its former status. There are 4 types of IIC bus transfer protocols in ISP mode.

```
Command Write
S-tttttl0k-ccccccck-AAAAAAAAP
Command Read
S-tttttl1k-ccccccccK-AAAAAAAK-aaaaaaaaK-RRRRRRRK-rrrrrrrK-P
Data Write
S-ttttt00k-aaaaaaaak-dddddddk-...-ddddddddk-P
Data Read
```

```
S-tttttt00k-aaaaaaaak-(P)-S-tttttt01k-dddddddK- ... -ddddddddK-P
```



, where

S = start or re-start	P = stop
K = ack by host (0 or 1)	k = ack by slave
tttttt = ISP slave address	ccccccc = command
x = don't care	X = not defined
AAAAAAAA = Flash_address[15:8]	<pre>aaaaaaaa = Flash_address[7:0]</pre>
RRRRRRRR = CRC_register[15:8]	<pre>rrrrrrr = CRC_register[7:0]</pre>
ddddddd = Flash_data	
ccccccc = $10100xxx \rightarrow Program$	
cccccccc = 00110xxx \rightarrow Page Erase 12	28 bytes (Erase)
cccccccc = 01101xxx \rightarrow Erase entire	Flash (Blank)
cccccccc = 11010xxx \rightarrow Clear CRC_reg	jister (Clr_CRC)
$ccccccc = 01001xxx \rightarrow Reset MTV212M$	164i (Reset CPU)

10.1 ISP Command Write

The 2nd byte of "Command Write" can define the operating mode of MTV212M64i in its "Data Write" stage, clear CRC register, or reset MTV212M64i. The 3rd byte of Command Write defines the page address (A15-8) of Flash memory. A Command Write may consist of 1,2 or 3 bytes.

10.2 ISP Command Read

The 2nd byte echoes the current command in ISP slave. The 3rd and 4th byte reflect the current Flash address. The 5th and 6th byte report the CRC result. A Command Read may consist of 2,3,4,5 or 6 bytes.

10.3 ISP Data Write

The 2nd byte defines the low address (A7-0) of Flash. After receiving the 3rd byte, the MTV212M64i will execute a Program/Erase/Blank command depending on the preceding "Command Write". The low address of Flash will increase every time when ISP slave acknowledges the data byte. The Blank/Erase command needs one data byte (content is "don't care"). The executing time is 4mS. During the 4mS period, the ISP slave does not accept any command/data and returns non-ack to any IIC bus activity. The Program command may have 1-256 data bytes. The program cycle time is 60us. If the ISP slave is unable to complete the program cycle in time, it will return non-ack to the following data byte. In the meantime, the low address does not increase and the CRC does not count the non-acked data byte. A Data Write may consist of 1,2 or more bytes.

Data Write (Blank/Erase) S-ttttt00k-aaaaaaak-dddddddk-P ... S-ttttttxxk-|----Min. 4mS----| Data Write (Program) S-ttttt00k-aaaaaaaak-ddddddddk-dddddddk- ... |Min. 60us|

10.4 ISP Data Read

The 1st and 2nd byte are the same as "Data Write" to define the low address of Flash. Between the 2nd and 3rd byte, the ISP host may issue Stop-Start or only Re-Start. From the 4th byte, the ISP slave sends the data byte of Flash to ISP Host. The low address automatically increases every time when data byte is transferred.

10.5 Cyclic Redundancy Check (CRC)

To shorten the verify time, the ISP slave providse a simple way to check whether data error occurs during the program data transfer. After the ISP Host sends a lot of data bytes to ISP slave, Host can use Command Read to check result of CRC register instead of reading every byte in Flash. The CRC register counts every data byte which ISP slave acknowledges during "Data Write" period. However, the low address byte and the data byte of Erase/Blank are not counted. The Clear CRC command will write all "1" to the 16-bit CRC register. For CRC generation, the 16-bit CRC register is seeded with all "1" pattern (by device reset or Clear CRC command). The data byte shifted into the CRC register is Msb first. The real implementation is described as follows:

Revision 0.9



CRCin = CRC[15]^DATAin;

CRC[15:0] = {CRC[14]^CRCin, CRC[13:2], CRC[1]^CRCin, CRC[0], CRCin}; Where ^ = XOR

example:

data_byte	CRC_register_remainder
	FFFFH
F6H	FF36H
28H	34F2H
СЗН	7031H

10.6 Reset Device

After the Flash has completed programming and verified OK, the ISP Host can use "Command Write" with Reset_CPU command to wake up MTV212M64i.

Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
ISPSLV	0bh (w)		ISP Slave address						
ISPEN	0ch (w)	Write 93h to enable ISP Mode							

Test Mode Condition

In normal application, users should avoid the MTV212M64i entering its test mode or writer mode, outlined as follows, adding pull-up resistor to DA8 and DA9 pins is recommended.

Test Mode A: RESET=1 & DA9=1 & DA8=0 & STO=0 Test Mode B: RESET's falling edge & DA9=1 & DA8=0 & STO=1 Writer Mode: RESET=1 & DA9=0 & DA8=1

Memory Map of XFR

Reg name	addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
IICCTR	00h (r/w)	DDC2		MAckO P S					
IICSTUS	01h (r)	WadrB	WadrA	WadrA SIvRWB SAckIn SLVS SivAlsb1 SivAls					
IICSTUS	02h (r)	MAckIn	Hifreq	Hbusy					
INTFLG	03h (r)	TXBI	RCBI	SIvBMI	TXAI	RCAI	SIvAMI	Dbufl	Mbufl
INTFLG	03h (w)			SIvBMI			SIvAMI		Mbufl
INTEN	04h (w)	ETXBI	ERCBI	ESIvBMI	ETXAI	ERCAI	ESIvAMI	EDbufl	EMbufl
MBUF	05h (r/w)			Master IIC	receives/	transmits	data buffe	r	
RCABUF	06h (r)			Sla	ve A IIC re	eceives bu	ıffer		
TXABUF	06h (w)		Slave A IIC transmits buffer						
SLVAADR	07h (w)	ENSIvA			Slave	e A IIC ad	dress		
RCBBUF	08h (r)			Sla	ve B IIC re	eceives bu	ıffer		
TXBBUF	08h (w)			Slav	/e B IIC tra	ansmits bu	uffer		
SLVBADR	09h (w)	ENSIvB	ENSIvB Slave B IIC address						
DBUF	0Ah (w)		DDC1 transmits data buffer						
ISPSLV	0bh (w)			ISP Slave	e address				
ISPEN	0ch (w)			Write	93h to er	able ISP I	Mode		
ADC	10h (w)	ENADC				SADC3	SADC2	SADC1	SADC0
ADC	10h (r)		ADC convert result						
WDT	18h (w)	WEN	WCLR WDT2 WDT1 WDT0						WDT0
DA0	20h (r/w)			Puls	se width o	f PWM DA	AC 0		
DA1	21h (r/w)			Puls	se width o	f PWM DA	AC 1		



		-								
DA2	22h (r/w)				se width of					
DA3	23h (r/w)		Pulse width of PWM DAC 3							
DA4	24h (r/w)				se width of					
DA5	25h (r/w)				se width of					
DA6	26h (r/w)				se width of					
DA7	27h (r/w)				se width of					
DA8	28h (r/w)				se width of					
DA9	29h (r/w)			Puls	se width of	f PWM DA	C 9			
DA10	2Ah (r/w)			Puls	e width of	PWM DA	C 10			
DA11	2Bh (r/w)				e width of					
DA12	2Ch (r/w)				e width of					
DA13	2Dh (r/w)			Puls	e width of	PWM DA	C 13			
PADMOD	30h (w)	DA13E	DA12E	DA11E	DA10E	AD3E	AD2E	AD1E	AD0E	
PADMOD	31h (w)		P56E	P55E	P54E	P53E	P52E	P51E	P50E	
PADMOD	32h (w)	HIICE	IIICE	HLFVE	HLFHE	HCLPE	P42E	P41E	P40E	
OPTION	33h (w)	PWMF	DIV253	FclkE	IICpass	ENSCL	Msel	MIICF1	MIICF0	
OPTION	34h (w)							SlvAbs1	SlvAbs0	
XBANK	35h (r/w)		Xbnk2 Xbnk1 Xbn						Xbnk0	
PORT4	38h (w)						P42	P41	P40	
PORT5	39h (r/w)		P56	P55	P54	P53	P52	P51	P50	
PADMOD	3Ah (w)	COP17	COP16	COP15	COP14	COP13	COP12	COP11	COP10	
PADMOD	3Bh (w)	COP27	COP26	COP25	COP24	COP23	COP22	COP21	COP20	
PADMOD	3Ch (w)					COP56	COP55	COP54	COP53	
HVSTUS	40h (r)	CVpre		Hpol	Vpol	Hpre	Vpre	Hoff	Voff	
HCNTH	41h (r)	Hovf		HF13	HF12	HF11	HF10	HF9	HF8	
HCNTL	42h (r)	HF7	HF6	HF5	HF4	HF3	HF2	HF1	HF0	
VCNTH	43h (r)	Vovf				VF11	VF10	VF9	VF8	
VCNTL	44h (r)	VF7	VF6	VF5	VF4	VF3	VF2	VF1	VF0	
HVCTR0	40h (w)	C1	C0	NoHins				HBpl	VBpl	
HVCTR2	42h (w)			Selft	STF1	STF0	Rt1	Rt0	STE	
HVCTR3	43h (w)		CLPEG	CLPPO	CLPW2	CLPW1	CLPW0			
INTFLG	48h (r/w)	HPRchg	VPRchg	HPLchg	VPLchg	HFchg	VFchg		Vsync	
INTEN	49h (w)	EHPR	EVPR	EHPL	EVPL	EHF	EVF		EVsync	



ELECTRICAL PARAMETERS

1. Absolute Maximum Ratings

at: Ta= 0 to 70 °C, VSS=0

Name	Symbol	Range	Unit
Maximum Supply Voltage	VDD	-0.3 to +6.0	V
Maximum Input Voltage	Vin	-0.3 to VDD+0.3	V
Maximum Output Voltage	Vout	-0.3 to VDD+0.3	V
Maximum Operating Temperature	Торд	0 to +70	°C
Maximum Storage Temperature	Tstg	-25 to +125	°C

2. Allowable Operating Conditions

at: Ta= 0 to 70 ^oC, VSS=0V

Name	Symbol	Min.	Max.	Unit
Supply Voltage	VDD	4.5	5.5	V
Input "H" Voltage	Vih1	0.4 x VDD	VDD +0.3	V
Input "L" Voltage	Vil1	-0.3	0.2 x VDD	V
Operating Freq.	Fopg	-	15	MHz

3. DC Characteristics

at: Ta=0 to 70 °C, VDD=5.0V, VSS=0V


Name	Symbol	Condition	Min.	Тур.	Max.	Unit
Output "H" Voltage, open drain pin	Voh1	loh=0uA	4			V
Output "H" Voltage, 8051 I/O port pin	Voh2	loh=-50uA	4			V
Output "H" Voltage, CMOS output	Voh3	loh=-4mA	4			V
Output "L" Voltage	Vol	lol=5mA			0.45	V
		Active		18	24	mA
Power Supply Current	ldd	Idle		1.3	4.0	mA
		Power-Down		50	80	uA
RST Pull-Down Resistor	Rrst	VDD=5V	150		250	Kohm
Pin Capacitance	Cio				15	pF

4. AC Characteristics

Name	Symbol	Condition	Min.	Тур.	Max.	Unit
Crystal Frequency	fXtal			12		MHz
PWM DAC Frequency	fDA	fXtal=12MHz	46.875		94.86	KHz
HS input pulse Width	tHIPW	fXtal=12MHz	0.3		8	uS
VS input pulse Width	tVIPW	fXtal=12MHz	3			uS
HSYNC to Hblank output jitter	tHHBJ				5	nS
H+V to Vblank output delay	tVVBD	fXtal=12MHz		8		uS
VS pulse width in H+V signal	tVCPW	FXtal=12MHz	20			uS
SDA to SCL setup time	tDCSU		200			ns



SDA to SCL hold time	tDCH	100	ns
SCL high time	tSCLH	500	ns
SCL low time	tSCLL	500	ns
START condition setup time	tSU:STA	500	ns
START condition hold time	tHD:STA	500	ns
STOP condition setup time	tSU:STO	500	ns
STOP condition hold time	tHD:STO	500	ns




Data interface timing (I²C)




PACKAGE DIMENSION


1. 40-pin PDIP 600 mil



2. 42 pin SDIP Unit: mm




Course la se 1	Di	mension in	mm
Symbol	Min	Nom	Max
А	3.937	4.064	4.2
A1	1.78	1.842	1.88
B1	0.914	1.270	1.118
D	36.78	36.83	36.88
E1	13.945	13.970	13.995
F	15.19	15.240	15.29
eB	15.24	16.510	17.78
θ	0°	7.5°	15°
15	.494mm +/-		





3. 44 pin PLCC Unit:



Ordering Information

Standard Configurations:

Prefix	Part Type	Package Type	ROM Size (K)
MTV	212M	N: PDIP S: SDIP V: PLCC	64i

Part Numbers:

Prefix	Part Type	Package Type	ROM Size (K)
MTV	212M	N	64i
MTV	212M	S	64i
MTV	212M	V	64i

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com