

DATA SHEET

74F2952

Registered transceiver, non-inverting
(3-State)

74F2953

Registered transceiver, inverting (3-State)

Product specification

1989 Sep 22

IC15 Data Handbook

Transceivers

74F2952, 74F2953

74F2952 *Registered transceiver, non-inverting (3-State)*
 74F2953 *Registered transceiver, inverting (3-State)*

FEATURES

- 8-bit registered transceivers
- Two 8-bit, back-to-back registers store data moving in both directions between two bidirectional buses
- Separate Clock, Clock Enable and 3-State Enable provided for each register
- 74F2952 non-inverting
- 74F2953 inverting
- AM2952/2953 functional equivalent
- 'A' outputs sink 24mA and source 3mA
- 'B' outputs sink 64mA and source 15mA
- 300 mil wide 24-pin Slim DIP package

DESCRIPTION

The 74F2952 and 74F2953 are 8-bit registered transceivers. Two 8-bit back-to-back registers store data flowing in both directions between two bi-directional buses. Data applied to the inputs is entered and stored on the rising edge of the Clock (CPXX) provided that the Clock Enable ($\overline{\text{CEXX}}$) is Low. The data is then present at the 3-State output buffers, but is only accessible when the Output Enable ($\overline{\text{OEXX}}$) is Low. Data flow from 'A' inputs to 'B' outputs is the same as for 'B' inputs to 'A' outputs.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F2952	160MHz	105mA
74F2953	160MHz	105mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{\text{CC}} = 5\text{V} \pm 10\%$, $T_{\text{amb}} = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	PACKAGE DRAWING NUMBER
24-pin Plastic Slim DIP (300mil)	N74F2952N, N74F2953N	SOT222-1
24-pin Plastic SOL ¹	N74F2952D, N74F2953D	SOT137-1
28-pin Plastic Leaded Chip Carrier	N74F2952A, N74F2953A	SOT261-2

NOTE:

1. Thermal mounting techniques are recommended. See *SMD Process Applications* for a discussion of thermal consideration for surface mounted devices.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A0 – A7	Port A, 3-State inputs	3.5/1.0	70 μ A/0.6mA
B0 – B7	Port B, 3-State inputs	3.5/1.0	70 μ A/0.6mA
CPAB, CPBA	Clock inputs	1.0/1.0	20 μ A/0.6mA
$\overline{\text{CEAB}}$, $\overline{\text{CEBA}}$	Clock Enable inputs	1.0/1.0	20 μ A/0.6mA
$\overline{\text{OEAB}}$, $\overline{\text{OEBA}}$	Output Enable inputs	1.0/1.0	20 μ A/0.6mA
A0 – A7	Port A, 3-State outputs	150/40	3.0mA/24mA
B0 – B7	Port B, 3-State outputs	750/106.7	15mA/64mA


NOTE: One (1.0) FAST unit load is defined as: 20 μ A in the High state and 0.6mA in the Low state.

Transceivers


74F2952, 74F2953

PIN CONFIGURATIONS


DIP – 74F2952




DIP – 74F2953



PLCC – 74F2952




PLCC – 74F2953




Transceivers

74F2952, 74F2953


LOGIC SYMBOL – 74F2952




LOGIC SYMBOL – 74F2953



IEC/IEEE SYMBOL – 74F2952




IEC/IEEE SYMBOL – 74F2953




Transceivers

74F2952, 74F2953

LOGIC DIAGRAM – 74F2952



LOGIC DIAGRAM – 74F2953



Transceivers

74F2952, 74F2953

FUNCTION TABLE for Register An or Bn

INPUTS			INTERNAL Q	OPERATING MODE
An or Bn	CPXX	C̅EXX		
X	X	H	NC	Hold data
L	↑	L	L	Load data
H	↑	L	H	

H = High voltage level
 L = Low voltage level
 ↑ = Low-to-High transition
 X = Don't Care
 XX = AB or BA
 NC = No Change

FUNCTION TABLE for Output Enable

INPUTS OEXX	INTERNAL Q	An or Bn OUTPUTS		OPERATING MODE
		74F2952	74F2953	
H	X	Z	Z	Disable outputs
L	L	L	H	Enable outputs
L	H	H	L	

H = High voltage level
 L = Low voltage level
 X = Don't Care
 XX = AB or BA
 Z = High impedance "off" state

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device.
 Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		−0.5 to +7.0	V
V _{IN}	Input voltage		−0.5 to +7.0	V
I _{IN}	Input current		−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state		−0.5 to +5.5	V
I _{OUT}	Current applied to output in Low output state	A0 – A7	48	mA
		B0 – B7	128	mA
T _{amb}	Operating free-air temperature range		0 to +70	°C
T _{stg}	Storage temperature range		−65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS			UNIT
			MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5.0	5.5	V
V _{IH}	High-level input voltage		2.0			V
V _{IL}	Low-level input voltage				0.8	V
I _{IK}	Input clamp current				−18	mA
I _{OH}	High-level output current	A0 – A7			−3	mA
		B0 – B7			−15	mA
I _{OL}	Low-level output current	A0 – A7			24	mA
		B0 – B7			64	mA
T _{amb}	Operating free-air temperature range		0		+70	°C

Transceivers

74F2952, 74F2953

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						MIN	TYP ²	MAX	
V _{OH}	High-level output voltage	A0–A7	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = –3mA	±10% V _{CC}	2.4			V
					±5% V _{CC}	2.7	3.3		V
		B0–B7		I _{OH} = –15mA	±10% V _{CC}	2.0			V
					±5% V _{CC}	2.0			V
V _{OL}	Low-level output voltage	A0–A7	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 24mA	±10% V _{CC}		0.35	0.50	V
					±5% V _{CC}		0.35	0.50	V
		B0–B7		I _{OL} = 48mA	±10% V _{CC}		0.38	0.55	V
					I _{OL} = 64mA	±5% V _{CC}		0.42	0.55
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}				–0.73	–1.2	V
I _I	Input current at maximum input voltage	CPAB, CPBA, OEAB, OEBA, CEAB, CEBA	V _{CC} = 5.5V, V _I = 7.0V					100	μA
		A0–A7, B0–B7	V _{CC} = 5.5V, V _I = 5.5V					1	mA
I _{IH}	High-level input current	CPAB, CPBA, OEAB, OEBA, CEAB, CEBA	V _{CC} = MAX, V _I = 2.7V					20	μA
I _{IL}	Low-level input current	CPAB, CPBA, OEAB, OEBA, CEAB, CEBA	V _{CC} = MAX, V _I = 0.5V					–0.6	mA
I _{IH} +I _{OZH}	Off-state output current High-level voltage applied	A0–A7, B0–B7	V _{CC} = MAX, V _O = 2.7V					70	μA
I _{IL} +I _{OZL}	Off-state output current Low-level voltage applied	A0–A7, B0–B7	V _{CC} = MAX, V _O = 0.5V					–600	μA
I _{OS}	Short-circuit output current ³	A0–A7	V _{CC} = MAX, V _O = 0V			–60		–150	mA
		B0–B7				–100		–225	mA
I _{CC}	Supply current (total)	I _{CCH}	V _{CC} = MAX				90	140	mA
		i _{CC} L					120	175	mA
		I _{CCZ}					105	155	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Transceivers

74F2952, 74F2953

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _{amb} = +25°C V _{CC} = +5V C _L = 50pF, R _L = 500Ω			T _{amb} = 0°C to +70°C V _{CC} = +5V ± 10% C _L = 50pF, R _L = 500Ω		
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	145	160		135		MHz
t _{PLH} t _{PHL}	Propagation delay CPBA or CPAB to An or Bn	Waveform 1	3.0 3.5	5.0 6.0	7.5 8.5	2.5 3.5	8.0 9.0	ns
t _{PZH} t _{PZL}	Output Enable time OEBA or OEAB to An or Bn	Waveform 3 Waveform 4	2.0 3.5	4.5 6.0	7.0 9.5	2.0 3.0	8.0 10.0	ns
t _{PHZ} t _{PLZ}	Output Disable time OEBA or OEAB to An or Bn	Waveform 3 Waveform 4	2.0 1.5	4.0 3.5	8.0 6.5	1.5 1.0	9.0 7.0	ns

AC SETUP REQUIREMENTS


SYMBOL	PARAMETER		TEST CONDITION	LIMITS					UNIT
				T _{amb} = +25°C V _{CC} = +5V C _L = 50pF, R _L = 500Ω			T _{amb} = 0°C to +70°C V _{CC} = +5V ± 10% C _L = 50pF, R _L = 500Ω		
				MIN	TYP	MAX	MIN	MAX	
t _S (H) t _S (L)	Setup time, High or Low An or Bn to CPAB or CPBA	74F2952	Waveform 2	4.5 3.5			5.0 4.0		ns
t _S (H) t _S (L)	Setup time, High or Low An or Bn to CPAB or CPBA	74F2953	Waveform 2	4.0 3.5			4.0 4.0		ns
t _H (H) t _H (L)	Hold time, High or Low An or Bn to CPAB or CPBA		Waveform 2	0.0 0.0			0.0 0.0		ns
t _S (H) t _S (L)	Setup time, High or Low CEAB, CEBA to CPAB, CPBA		Waveform 2	0.0 4.0			0.0 4.0		ns
t _H (H) t _H (L)	Hold time, High or Low CEAB, CEBA to CPAB, CPBA		Waveform 2	2.5 2.5			2.5 3.0		ns
t _W (H) t _W (L)	CPAB or CPBA pulse width, High or Low		Waveform 1	3.0 3.5			3.0 3.5		ns

Transceivers


74F2952, 74F2953

AC WAVEFORMS


For all waveforms, $V_M = 1.5V$.
The shaded areas indicate when the input is permitted to change for predictable output.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Data Setup and Hold Times



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS

Test Circuit for 3-State Outputs

SWITCH POSITION	
TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS:

R_L = Load resistor; see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

Input Pulse Definition


family	INPUT PULSE REQUIREMENTS					
	amplitude	V_M	rep. rate	t_W	t_{TLH}	t_{THL}
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

Transceivers

74F2952, 74F2953

DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.70	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.48	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.255	0.100	0.300	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

Note
1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT222-1		MS-001AF				95-03-11

Transceivers

74F2952, 74F2953

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT137-1	075E05	MS-013AD				-92-11-17 95-01-24

Transceivers

74F2952, 74F2953

PLCC28: plastic leaded chip carrier; 28 leads

SOT261-2



Transceivers	74F2952, 74F2953
--------------	------------------

NOTES

Transceivers

74F2952, 74F2953

DEFINITIONS		
Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.
© Copyright Philips Electronics North America Corporation 1996
All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-05202

Let's make things better.