



SBOS222D - NOVEMBER 2001 - REVISED NOVEMBER 2004

Precision, Rail-to-Rail I/O INSTRUMENTATION AMPLIFIER

FEATURES

PRECISION

LOW OFFSET: 100µV (max) LOW OFFSET DRIFT: 0.4µV/°C (max) EXCELLENT LONG-TERM STABILITY VERY-LOW 1/f NOISE

• TRUE RAIL-TO-RAIL I/O

INPUT COMMON-MODE RANGE: 20mV Below Negative Rail to 100mV Above Positive Rail WIDE OUTPUT SWING: Within 10mV of Rails SUPPLY RANGE: Single +2.7V to +5.5V

- SMALL SIZE microPACKAGE: MSOP-8, MSOP-10
- LOW COST

APPLICATIONS

- LOW-LEVEL TRANSDUCER AMPLIFIER FOR BRIDGES, LOAD CELLS, THERMOCOUPLES
- WIDE DYNAMIC RANGE SENSOR
 MEASUREMENTS
- HIGH-RESOLUTION TEST SYSTEMS
- WEIGH SCALES
- MULTI-CHANNEL DATA ACQUISITION SYSTEMS
- MEDICAL INSTRUMENTATION
- GENERAL-PURPOSE

DESCRIPTION


The INA326 and INA327 (with shutdown) are high-performance, low-cost, precision instrumentation amplifiers with rail-to-rail input and output. They are true single-supply instrumentation amplifiers with very low DC errors and input common-mode ranges that extends beyond the positive and negative rails. These features make them suitable for applications ranging from general-purpose to high-accuracy.

Excellent long-term stability and very low 1/f noise assure low offset voltage and drift throughout the life of the product.

The INA326 (without shutdown) comes in the MSOP-8 package. The INA327 (with shutdown) is offered in an MSOP-10. Both are specified over the industrial temperature range, -40° C to +85°C, with operation from -40° C to +125°C.

INA326 AND INA327 RELATED PRODUCTS

PRODUCT	FEATURES
INA337	Precision, 0.4µV/°C Drift, Specified –40°C to +125°C
INA114	50μV V _{OS} , 0.5nA I _B , 115dB CMR, 3mA I _Q , 0.25μV/°C Drift
INA118	50μV V _{OS} , 1nA I _B , 120dB CMR, 385μA I _Q , 0.5μV/°C Drift
INA122	250 μ V V _{OS} , –10nA I _B , 85 μ A I _Q , Rail-to-Rail Output, 3 μ V/°C Drift
INA128	50 μ V V _{OS} , 2nA I _B , 125dB CMR, 750 μ A I _Q , 0.5 μ V/°C Drift
INA321	500 μV $V_{OS},$ 0.5 pA I_B, 94 dB CMRR, 60 μA I_Q, Rail-to-Rail Output





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
INA326	MSOP-8	DGK	-40°C to +85°C	B26	INA326EA/250	Tape and Reel, 250
"	"	"	"	"	INA326EA/2K5	Tape and Reel, 2500
INA327	MSOP-10	DGS	–40°C to +85°C	B27	INA327EA/250	Tape and Reel, 250
"	"	"	"	"	INA327EA/2K5	Tape and Reel, 2500

NOTE: (1) For the most current package and ordering information, download the latest version of this data sheet and see the Package Option Addendum located at the end of the data sheet.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage	+5.5V
Signal Input Terminals: Voltage ⁽²⁾	0.5V to (V+) + 0.5V
Current ⁽²⁾	±10mA
Output Short-Circuit	Continuous
Operating Temperature Range	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C


NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) Input terminals are diode clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS: $V_s = +2.7V$ to +5.5V

BOLDFACE limits apply over the specified temperature range, T_A = –40°C to +85°C

At $T_A = +25^{\circ}$ C, $R_L = 10k\Omega$, G = 100 ($R_1 = 2k\Omega$, $R_2 = 100k\Omega$), external gain set resistors, and $IA_{COMMON} = V_S/2$, with external equivalent filter corner of 1kHz, unless otherwise noted.

			INA326EA, INA327EA			
PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
INPUT						
Offset Voltage, RTI	Vos	$V_{S} = +5V, V_{CM} = V_{S}/2$		±20	±100	μV
Over Temperature					±124	μ ν
vs Temperature d	V _{os} /dT			±0.1	±0.4	μ ν/°C
vs Power Supply	PSR	$V_{S} = +2.7V$ to +5.5V, $V_{CM} = V_{S}/2$	±20	±3		μV/V
Long-Term Stability				See Note (1)		
Input Impedance, Differential				10 ¹⁰ 2		Ω pF
Common-Mode				10 ¹⁰ 14		Ω pF
Input Voltage Range			(V–) – 0.02	- 11	(V+) + 0.1	v
Safe Input Voltage			(V–) – 0.5		(V+) + 0.5	V
Common-Mode Rejection	CMR	$V_{S} = +5V$, $V_{CM} = (V-) - 0.02V$ to $(V+) + 0.1V$	100	114	(11) 100	dB
Over Temperature	Omit	$v_{\rm S} = 100$, $v_{\rm CM} = (v_{\rm C}) = 0.020$ to $(v_{\rm C}) = 0.100$	94			dB
•			54			40
INPUT BIAS CURRENT		$V_{CM} = V_S/2$				
Bias Current	Ι _Β	$V_{S} = +5V$	_	±0.2	±2	nA
vs Temperature			See	Typical Character		
Offset Current	I _{OS}	$V_{S} = +5V$		±0.2	±2	nA
NOISE						
Voltage Noise, RTI		$R_{S} = 0\Omega, G = 100, R_{1} = 2k\Omega, R_{2} = 100k\Omega$				
f = 10Hz		5 · · · · · · · · · · · · · · · · · · ·		33		nV/√Hz
f = 100Hz				33		nV/√Hz
f = 1 kHz				33		nV/√Hz
f = 0.01Hz to 10Hz				0.8		
				0.0		μVр-р
Voltage Noise, RTI		$R_{S} = 0\Omega, G = 10, R_{1} = 20k\Omega, R_{2} = 100k\Omega$		100		nV/√Hz
f = 10Hz				120		
f = 100Hz				97		nV/√Hz
f = 1kHz				97		nV/√Hz
f = 0.01Hz to $10Hz$				4		μVp-p
Current Noise, RTI						
f = 1kHz				0.15		pA/√Hz
f = 0.01Hz to $10Hz$				4.2		рАр-р
Output Ripple, V _O Filtered ⁽²⁾			See	Applications Inform	nation	
GAIN						
Gain Equation				$G = 2(R_2/R_1)$		
Range of Gain			< 0.1	0 = 2(12/13)	> 10000	V/V
Gain Error ⁽³⁾		G = 10, 100, V _S = +5V, V _O = 0.075V to 4.925V	< 0.1	±0.08	±0.2	%
vs Temperature		$G = 10, 100, V_S = +5V, V_O = 0.075V$ to 4.925V G = 10, 100, V _S = +5V, V _O = 0.075V to 4.925V		±0.08	±25	ppm/°C
•						
Nonlinearity		G = 10, 100, V_S = +5V, V_O = 0.075V to 4.925V		±0.004	±0.01	% of FS
OUTPUT						1
Voltage Output Swing from Rail		$R_L = 100k\Omega$		5		mV
		$R_L = 10k\Omega, V_S = +5V$	75	10		mV
Over Temperature		-	75			mV
Capacitive Load Drive				500		pF
Short-Circuit Current	I _{SC}			±25		mA
INTERNAL OSCILLATOR	00					1
				00		1.1.1.
Frequency of Auto-Correction				90		kHz
Accuracy				±20		%
FREQUENCY RESPONSE						1
Bandwidth ⁽⁴⁾ , -3dB	BW	G = 1 to 1k		1		kHz
Slew Rate ⁽⁴⁾	SR	$V_{S} = +5V$, All Gains, $C_{L} = 100pF$		Filter Limited		
Settling Time ⁽⁴⁾ , 0.1%		1kHz Filter, G = 1 to 1k, $V_0 = 2V$ step, C ₁ = 100pF		0.95		ms
0.01%	-5			1.3		ms
0.1%		10kHz Filter, G = 1 to 1k, V_{O} = 2V step, C _L = 100pF		130		
0.1%		$100012 + 1001, 0 = 100 + 10, v_0 = 2v - 500, 0 = 1000 F$				μs
		Ald In Filter FOO(Output Output Output		160		μs
Overload Recovery ⁽⁴⁾		1kHz Filter, 50% Output Overload, $G = 1$ to 1k		30		μs
		10kHz Filter, 50% Output Overload, G = 1 to 1k		5		μs

ELECTRICAL CHARACTERISTICS: $V_s = +2.7V$ to +5.5V (Cont.)

BOLDFACE limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$


At $T_A = +25^{\circ}$ C, $R_L = 10k\Omega$, G = 100 ($R_1 = 2k\Omega$, $R_2 = 100k\Omega$), external gain set resistors, and $IA_{COMMON} = V_S/2$, with external equivalent filter corner of 1kHz, unless otherwise noted.


		INA326EA, INA327EA			
PARAMETER	CONDITION	MIN	ТҮР	MAX	UNITS
POWER SUPPLY Specified Voltage Range Quiescent Current I _Q Over Temperature	I_{O} = 0, Diff V_{IN} = 0V, V_{S} = +5V	+2.7	2.4	+5.5 3.4 3.7	V mA mA
SHUTDOWN Disable (Logic Low Threshold) Enable (Logic High Threshold) Enable Time ⁽⁵⁾ Disable Time Shutdown Current and Enable Pin Current	$V_S = +5V$, Disabled	1.6	75 100 2	0.25	V V μs μs μA
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance θ _{JA}	MSOP-8, MSOP-10 Surface-Mount	40 40 65	150	+85 +125 +150	°C °C °C W\Q°


NOTES: (1) 1000-hour life test at 150°C demonstrated randomly distributed variation in the range of measurement limits—approximately 10µV. (2) See Applications Information section, and Figures 1 and 3. (3) Does not include error and TCR of external gain-setting resistors. (4) Dynamic response is limited by filtering. Higher bandwidths can be achieved by adjusting the filter. (5) See Typical Characteristics, "Input Offset Voltage vs Warm-Up Time".




TYPICAL CHARACTERISTICS









COMMON- MODE REJECTION vs FREQUENCY 10kHz FILTER






INPUT- REFERRED VOLTAGE NOISE AND INPUT BIAS CURRENT NOISE vs FREQUENCY 10kHz FILTER






TYPICAL CHARACTERISTICS (Cont.)






TYPICAL CHARACTERISTICS (Cont.)



TYPICAL CHARACTERISTICS (Cont.)





APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for operation of the INA326. A 0.1µF capacitor, placed close to and across the power-supply pins is strongly recommended for highest accuracy. RoCo is an output filter that minimizes auto-correction circuitry noise. This output filter may also serve as an antialiasing filter ahead of an Analog-to-Digital (A/D) converter. It is also optional based on desired precision.

The output reference terminal is taken at the low side of R₂ (IA_{COMMON}).

The INA326 uses a unique internal topology to achieve excellent Common-Mode Rejection (CMR). Unlike conventional instrumentation amplifiers, CMR is not affected by resistance in the reference connections or sockets. See "Inside the INA326" for further detail. To achieve best high-frequency CMR, minimize capacitance on pins 1 and 8.

SETTING THE GAIN

The INA326 is a 2-stage amplifier with each stage gain set by R₁ and R₂, respectively (see Figure 5, "Inside the INA326", for details). Overall gain is described by the equation:

$$G = 2\frac{R_2}{R_1}$$
(1)


The stability and temperature drift of the external gain-setting resistors will affect gain by an amount that can be directly inferred from the gain equation (1).

Resistor values for commonly used gains are shown in Figure 1. Gain-set resistor values for best performance are different for +5V single-supply and for ±2.5V dual-supply operation. Optimum value for R₁ can be calculated by:

$$R_1 = V_{IN, MAX} / 12.5 \mu A$$
 (2)


where R_1 must be no less than $2k\Omega$.

DESIRED GAIN	R ₁ (Ω)	$R_2 \parallel C_2$ ($\Omega \parallel nF$)
0.1	400k	20k 5
0.2	400k	40k 2.5
0.5	400k	100k 1
1	200k	100k 1
2	100k	100k 1
5	40k	100k 1
10	20k	100k 1
20	10k	100k 1
50	4k	100k 1
100	2k	100k 1
200	2k	200k 0.5
500	2k	500k 0.2
1000	2k	1M 0.1
2000	2k	2M 0.05
5000	2k	5M 0.02
10000	2k	10M 0.01
10000 DESIRED GAIN	2k R ₁ (Ω)	10M 0.01 R ₂ C ₂ (Ω nF)
DESIRED	R ₁	R ₂ C ₂
DESIRED GAIN	R ₁ (Ω)	R ₂ C ₂ (Ω nF)
DESIRED GAIN 0.1	R ₁ (Ω) 400k	R ₂ C ₂ (Ω nF) 20k 5 40k 2.5 100k 1
DESIRED GAIN 0.1 0.2 0.5 1	R ₁ (Ω) 400k 400k	R ₂ C ₂ (Ω nF) 20k 5 40k 2.5
DESIRED GAIN 0.1 0.2 0.5	R ₁ (Ω) 400k 400k 400k	R ₂ C ₂ (Ω nF) 20k 5 40k 2.5 100k 1
DESIRED GAIN 0.1 0.2 0.5 1	R ₁ (Ω) 400k 400k 400k 400k	R ₂ C ₂ (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2	R ₁ (Ω) 400k 400k 400k 400k 200k	R2 C2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10 20	R ₁ (Ω) 400k 400k 400k 400k 200k 80k	R2 C2 Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5 200k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10	R ₁ (Ω) 400k 400k 400k 400k 200k 80k 40k	R2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10 20	R1 (Ω) 400k 400k 400k 400k 400k 200k 80k 40k 20k 8k 4k 4k	R2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10 20 50 100 200	R1 (Ω) 400k 400k 400k 400k 400k 200k 80k 40k 20k 8k 4k 2k	R2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5 200k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10 20 50 100 200 500	R1 (Ω) 400k 400k 400k 400k 400k 200k 80k 40k 20k 8k 4k 2k 2k 2k	R2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10 20 50 100 200 500 1000	R1 (Ω) 400k 400k 400k 400k 400k 200k 80k 40k 20k 8k 4k 2k 2k 2k 2k 2k	R2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 500k 0.5 200k 0.5 500k 0.5 200k 0.5 200k 0.5 200k 0.5 10.5 200k 0.5 10.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10 20 50 100 200 500 1000 2000	R1 (Ω) 400k 400k 400k 400k 400k 200k 80k 40k 20k 8k 4k 2k 2k 2k 2k 2k 2k 2k 2k 2k	R2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 500k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 300k 0.5
DESIRED GAIN 0.1 0.2 0.5 1 2 5 10 20 50 100 200 500 1000	R1 (Ω) 400k 400k 400k 400k 400k 200k 80k 40k 20k 8k 4k 2k 2k 2k 2k 2k	R2 C2 (Ω nF) 20k 5 40k 2.5 100k 1 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 200k 0.5 500k 0.5 200k 0.5 500k 0.5 200k 0.5 200k 0.5 200k 0.5 10.5 200k 0.5 10.5 200k 0.5 10.5



(1) C_2 and C_0 combine to form a 2-pole response that is –3dB at 1kHz. Each individual pole is at 1.5kHz.

(2) Output voltage is referenced to IA_{COMMON} (see text).



(1) C2 and C0 combine to form a 2-pole response that is -3dB at 1kHz. Each individual pole is at 1.5kHz.

(2) Output voltage is referenced to IA_{COMMON} (see text).

(3) Output offset voltage required for measurement near zero (see Figure 28).

NOTES: (1) C2 and C0 combine to form a 2-pole response that is -3dB at 1kHz. Each individual pole is at 1.5kHz. (2) Output voltage is referenced to IA_{COMMON} (see text). (3) Output offset voltage required for measurement near zero (see Figure 6).

FIGURE 1. Basic Connections. NOTE: Connections for INA327 differ-see Pin Configuration for detail.



Following this design procedure for R_1 produces the maximum possible input stage gain for best accuracy and lowest noise.

Circuit layout and supply bypassing can affect performance. Minimize the stray capacitance on pins 1 and 8. Use recommended supply bypassing, including a capacitor directly from pin 7 to pin 4 (V+ to V–), even with dual (split) power supplies (see Figure 1).

OFFSET VOLTAGE, DRIFT, AND CIRCUIT VALUES

As with other multi-stage instrumentation amplifiers, inputreferred offset voltage depends on gain and circuit values. The specified offset and drift performance is rated at R₁ = 2k Ω , R₂ = 100k Ω , and V_S = ±2.5V. Offset voltage and drift for other circuit values can be estimated from the following equations:

$$V_{OS} = 10\mu V + (50nA)(R_2)/G$$
 (3)

$$dV_{OS}/dT = 0.12\mu V/^{\circ}C + (0.16nA/^{\circ}C)(R_2)/G$$
(4)

These equations might imply that offset and drift can be minimized by making the value of R₂ much lower than the values indicated in Figure 1. These values, however, have been chosen to assure that the output current into R₂ is kept less than or equal to $\pm 25\mu$ A, while maintaining R₁'s value greater than or equal to $2k\Omega$. Some applications with limited output voltage swing or low power-supply voltage may allow lower values for R₂, thus providing lower input-referred offset voltage and offset voltage drift.


Conversely, single-supply operation with R_2 grounded requires that R_2 values be made larger to assure that current remains under 25µA. This will increase the input-referred offset voltage and offset voltage drift.

Circuit conditions that cause more than 25μ A to flow in R₂ will not cause damage, but may produce more nonlinearity.

INA327 ENABLE FUNCTION

The INA327 adds an enable/shutdown function to the INA326. Its pinout differs from the INA326—see the Pin Configuration for detail.

The INA327 can be enabled by applying a logic HIGH voltage level to the Enable pin. Conversely, a logic LOW voltage level will disable the amplifier, reducing its supply current from 2.4mA to typically 2µA. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. This pin should be connected to a valid high or low voltage or driven, not left open circuit. The Enable pin can be modeled as a CMOS input gate as in Figure 2.



The enable time following shutdown is 75µs plus the settling time due to filters (see Typical Characteristics, "Input Offset Voltage vs Warm-up Time"). Disable time is 100µs. This allows the INA327 to be operated as a "gated" amplifier, or to have its output multiplexed onto a common output bus. When disabled, the output assumes a high-impedance state.

INA327 PIN 5

Pin 5 of the INA327 should be connected to V+ to ensure proper operation.

DYNAMIC PERFORMANCE

The typical characteristic "Gain vs Frequency" shows that the INA326 has nearly constant bandwidth regardless of gain. This results from the bandwidth limiting from the recommended filters.

NOISE PERFORMANCE

Internal auto-correction circuitry eliminates virtually all 1/f noise (noise that increases at low frequency) in gains of 100 or greater. Noise performance is affected by gain-setting resistor values. Follow recommendations in the "Setting Gain" section for best performance.

Total noise is a combination of input stage noise and output stage noise. When referred to the input, the total mid-band noise is:

$$V_N = 33nV / \sqrt{Hz} + \frac{800nV / \sqrt{Hz}}{G}$$
(5)

The output noise has some 1/f components that affect performance in gains less than 10. See typical characteristic "Input-Referred Voltage Noise vs Frequency."

High-frequency noise is created by internal auto-correction circuitry and is highly dependent on the filter characteristics chosen. This may be the dominant source of noise visible when viewing the output on an oscilloscope. Low cutoff frequency filters will provide lowest noise. Figure 3 shows the typical noise performance as a function of cutoff frequency.




FIGURE 3. Total Output Noise vs Required Filter Cutoff Frequency.

FIGURE 2. Enable Pin Model.



Applications sensitive to the spectral characteristics of highfrequency noise may require consideration of the spurious frequencies generated by internal clocking circuitry. "Spurs" occur at approximately 90kHz and its harmonics (see typical characteristic "Input-Referred Ripple Spectrum") which may be reduced by additional filtering below 1kHz.

Insufficient filtering at pin 5 can cause nonlinearity with large output voltage swings (very near the supply rails). Noise must be sufficiently filtered at pin 5 so that noise peaks do not "hit the rail" and change the average value of the signal. Figure 3 shows guidelines for filter cutoff frequency.

HIGH-FREQUENCY NOISE

 C_2 and C_0 form filters to reduce internally generated autocorrection circuitry noise. Filter frequencies can be chosen to optimize the trade-off between noise and frequency response of the application, as shown in Figure 3. The cutoff frequencies of the filters are generally set to the same frequency. Figure 3 shows the typical output noise for four gains as a function of the –3dB cutoff frequency of each filter response. Small signals may exhibit the addition of internally generated auto-correction circuitry noise at the output. This noise, combined with broadband noise, becomes most evident in higher gains with filters of wider bandwidth.

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA326 is extremely high approximately $10^{10}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately ±0.2nA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 4 shows provision for an input bias current path in a thermocouple application. Without a bias current path, the inputs will float to an undefined potential and the output voltage may not be valid.

INPUT COMMON-MODE RANGE

Common instrumentation amplifiers do not respond linearly with common-mode signals near the power-supply rails, even if "rail-to-rail" op amps are used. The INA326 uses a unique topology to achieve true rail-to-rail input behavior (see Figure 5, "Inside the INA326"). The linear input voltage range of each input terminal extends to 20mV below the negative rail, and 100mV above the positive rail.




FIGURE 4. Providing Input Bias Current Return Path.

INPUT PROTECTION

The inputs of the INA326 are protected with internal diodes connected to the power-supply rails. These diodes will clamp the applied signal to prevent it from damaging the input circuitry. If the input signal voltage can exceed the power supplies by more than 0.5V, the input signal current should be limited to less than 10mA to protect the internal clamp diodes. This can generally be done with a series input resistor. Some signal sources are inherently current-limited and do not require limiting resistors.

FILTERING

Filtering can be adjusted through selection of R_2C_2 and R_0C_0 for the desired trade-off of noise and bandwidth. Adjustment of these components will result in more or less ripple due to auto-correction circuitry noise and will also affect broadband noise. Filtering limits slew rate, settling time, and output overload recovery time.

It is generally desirable to keep the resistance of R_o relatively low to avoid DC gain error created by the subsequent stage loading. This may result in relatively high values for C_o to produce the desired filter response. The impedance of R_oC_o can be scaled higher to produce smaller capacitor values if the load impedance is very high.

Certain capacitor types greater than 0.1μ F may have dielectric absorption effects that can significantly increase settling time in high-accuracy applications (settling to 0.01%). Polypropylene, polystyrene, and polycarbonate types are generally good. Certain "high-K" ceramic types may produce slow settling "tails." Settling time to 0.1% is not generally affected by high-K ceramic capacitors. Electrolytic types are not recommended for C₂ and C₀.

INSIDE THE INA326

The INA326 uses a new, unique internal circuit topology that provides true rail-to-rail input. Unlike other instrumentation amplifiers, it can linearly process inputs up to 20mV below the negative power-supply rail, and 100mV above the positive power-supply rail. Conventional instrumentation amplifier circuits cannot deliver such performance, even if rail-to-rail op amps are used.

The ability to reject common-mode signals is derived in most instrumentation amplifiers through a combination of amplifier CMR and accurately matched resistor ratios. The INA326 converts the input voltage to a current. Current-mode signal processing provides rejection of common-mode input voltage and power-supply variation without accurately matched resistors.

A simplified diagram shows the basic circuit function. The differential input voltage, $(V_{IN+}) - (V_{IN-})$ is applied across R₁. The signal-generated current through R₁ comes from

A1 and A2's output stages. A2 combines the current in R_1 with a mirrored replica of the current from A1. The resulting current in A2's output and associated current mirror is two times the current in R_1 . This current flows in (or out) of pin 5 into R_2 . The resulting gain equation is:

$$G = 2\frac{R_2}{R_1}$$

Amplifiers A1, A2, and their associated mirrors are powered from internal charge-pumps that provide voltage supplies that are beyond the positive and negative supply rails. As a result, the voltage developed on R_2 can actually swing 20mV *below* the negative power-supply rail, and 100mV *above* the positive supply rail. A3 provides a buffered output of the voltage on R_2 . A3's input stage is also operated from the charge-pumped power supplies for true rail-to-rail operation.




FIGURE 5. Simplified Circuit Diagram.

APPLICATION CIRCUITS




FIGURE 6. Generating Output Offset Voltage.




FIGURE 7. Output Referenced to $V_{REF}/2$.




FIGURE 8. High-Side Current Shunt Measurement.






FIGURE 9. Low-Side Current Shunt Measurement.








FIGURE 11. High-Side +48V Current Shunt Monitor.






FIGURE 12. Output Offset Adjustment.




FIGURE 13. Multiplexed Output.




FIGURE 14. Output from Pin 5 to Allow Swing Beyond the Rail.




FIGURE 15. Programmable $\pm 25 \mu A$ Current Source with High Output Resistance.




FIGURE 16. Programmable ±5mA Current Source.




FIGURE 17. $\pm 27V$ Output at 200mA Amplifier with 100 μV Offset.






FIGURE 18. Single-Supply PID Temperature Control Loop.





3-Nov-2004

PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
INA326EA/250	ACTIVE	VSSOP	DGK	8	250
INA326EA/2K5	ACTIVE	VSSOP	DGK	8	2500
INA327EA/250	ACTIVE	VSSOP	DGS	10	250
INA327EA/2K5	ACTIVE	VSSOP	DGS	10	2500

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.


NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation AA.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated