

July 2001 Revised April 2003

NC7NZU04

TinyLogic® UHS Unbuffered Inverter

General Description

The NC7NZU04 is a triple unbuffered inverter from Fairchild's Ultra High Speed Series of TinyLogic®. The special purpose unbuffered circuit design is primarily intended for crystal oscillator or analog applications. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad $V_{\rm CC}$ operating range. The device is specified to operate over the 1.65V to 5.5V $V_{\rm CC}$ range.

Features


- Space saving US8 surface mount package
- MicroPak™ leadless package
- Unbuffered for crystal oscillator and analog applications
- Balanced Output Drive; ± 8 mA at 4.5V V_{CC}
- Broad V_{CC} Operating Range: 1.65V to 5.5V
- Low Quiescent Power; $I_{CC} < 1 \mu A$, $V_{CC} = 5.5 V$, $T_A = 25 ^{\circ} C$

Ordering Code:

| | | Product | | |
|------------------------------|---------|----------|---|---------------------------|
| Order | Package | Code | Package Description | Supplied As |
| Number | Number | Top Mark | | |
| NC7NZU04K8X | MAB08A | 7NZU4 | 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide | 3k Units on Tape and Reel |
| NC7NZU04L8X (Preliminary) | MAC08A | U6 | 8-Lead MicroPak, 1.6 mm Wide | 5k Units on Tape and Reel |

 $\label{eq:total_cond} \mbox{TinyLogio} \mbox{\mathbb{B} is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\mathbb{M}}} \mbox{is a trademark of Fairchild Semiconductor Corporation.} \\$

Logic Symbol



Pin Descriptions

| Pin Names | Description |
|-----------|-------------|
| Α | Input |
| Y | Output |


Function Table

 $\boldsymbol{Y}=\overline{\boldsymbol{A}}$


| Input | Output |
|-------|--------|
| Α | Υ |
| L | Н |
| Н | L |

H = HIGH Logic Level L = LOW Logic Level

Connection Diagrams




(Top View)



Pin One

AAA represents Product Code Top Mark - see ordering code **Note**: Orientation of Top Mark determines Pin One location. Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignment for MicroPak



Absolute Maximum Ratings(Note 1)

$\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +7V \\ DC Input Voltage (V_{IN}) & -0.5V to +7V \\ \end{tabular}$

-0.5V to +7V

DC Output Voltage (V_{OUT})
DC Input Diode Current (I_{IK})

DC Output Diode Current (I_{OK})

 $\label{eq:Junction Lead Temperature (T_L);} \mbox{(Soldering, 10 seconds)} \mbox{260°C}$ $\mbox{Power Dissipation (P_D) @ +85°C} \mbox{250 mW}$

Recommended Operating Conditions (Note 2)

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | V _{CC} | | $T_A = +25^{\circ}C$ | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | |
|---------------------|---------------------------|-----------------|----------------------|----------------------|-----------------------------|---|----------------------|-------|--|--------------------------|
| Symbol | Parameter | (V) | Min | Тур | Max | Min | Max | Units | Cor | iditions |
| V _{IH} | HIGH Level Input Voltage | 1.65 to 2.7 | 0.85 V _{CC} | | | 0.85 V _{CC} | | V | | |
| | | 3.0 to 5.5 | 0.8 V _{CC} | | | 0.8 V _{CC} | | V | | |
| V _{IL} | LOW Level Input Voltage | 1.65 to 2.7 | | | 0.15 V _{CC} | | 0.15 V _{CC} | V | | |
| | | 3.0 to 5.5 | | | $0.2\mathrm{V}_\mathrm{CC}$ | | 0.2 V _{CC} | V | | |
| V _{OH} | HIGH Level Output Voltage | 1.65 | 1.55 | 1.65 | | 1.55 | | | | |
| | | 2.3 | 2.1 | 2.3 | | 2.1 | | | $V_{IN} = V_{IL}$ | $I_{OH} = -100 \mu A$ |
| | | 3.0 | 2.7 | 3.0 | | 2.7 | | | VIN - VIL | ΙΟΗ = -100 μΑ |
| | | 4.5 | 4.0 | 4.4 | | 4.0 | | | | |
| | | 1.65 | 1.29 | 1.52 | | 1.29 | | V | | $I_{OH} = -2 \text{ mA}$ |
| | | 2.3 | 1.9 | 2.14 | | 1.9 | | | | $I_{OH} = -2 \text{ mA}$ |
| | | 3.0 | 2.4 | 2.75 | | 2.4 | | | $V_{IN} = GND$ | $I_{OH} = -4 \text{ mA}$ |
| | | 3.0 | 2.3 | 2.61 | | 2.3 | | | | $I_{OH} = -6 \text{ mA}$ |
| | | 4.5 | 3.8 | 4.13 | | 3.8 | | | | $I_{OH} = -8 \text{ mA}$ |
| V _{OL} | LOW Level Output Voltage | 1.65 | | 0.0 | 0.2 | | 0.2 | | $V_{IN} = V_{IH}$ $I_{OL} = 100 \mu A$ | |
| | | 2.3 | | 0.0 | 0.2 | | 0.2 | | | I - 100 ·· A |
| | | 3.0 | | 0.0 | 0.3 | | 0.3 | | | ΙΟΣ = 100 μΑ |
| | | 4.5 | | 0.0 | 0.5 | | 0.5 | | | |
| | | 1.65 | | 0.08 | 0.24 | | 0.24 | V | | $I_{OL} = 2 \text{ mA}$ |
| | | 2.3 | | 0.10 | 0.3 | | 0.3 | | | $I_{OL} = 2 \text{ mA}$ |
| | | 3.0 | | 0.17 | 0.4 | | 0.4 | | \/ \/ | $I_{OL} = 4 \text{ mA}$ |
| | | 3.0 | | 0.25 | 0.55 | | 0.55 | | $V_{IN} = V_{CC}$ | $I_{OL} = 6 \text{ mA}$ |
| | | 4.5 | | 0.26 | 0.55 | | 0.55 | | | $I_{OL} = 8 \text{ mA}$ |
| I _{IN} | Input Leakage Current | 0 to 5.5 | | | ±0.1 | | ±1.0 | μΑ | $V_{IN} = 5.5V$, | GND |
| I _{CC} | Quiescent Supply Current | 1.65 to 5.5 | | | 1 | | 10 | μΑ | $V_{IN} = 5.5V$, | GND |
| I _{CCPEAK} | Peak Supply Current in | 1.8 | | 1 | | | | mA | V _{OUT} = Ope | en |
| | Analog Operation | 2.5 | | 2 | | | | | V _{IN} = Adjus | t for |
| | | 3.3 | | 5 | | | | | Peak I _{CC} C | urrent |
| | | 5.0 | | 15 | | | | | | |

AC Electrical Characteristics

| Symbol | Parameter | V_{CC} $T_A = +25^{\circ}C$ | | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | Figure | |
|--------------------|-------------------|-------------------------------|-----|-----|---|-----|-------|------------|------------------------|-----------|
| Cymbol | i didilicioi | (V) | Min | Тур | Max | Min | Max | Omico | | Number |
| t _{PLH} , | Propagation Delay | 1.8 ± 0.05 | 1.0 | | 8.5 | 1.0 | 9.0 | | | |
| t _{PHL} | | 2.5 ± 0.2 | 0.8 | | 6.2 | 0.8 | 6.5 | ns | $C_L = 15 pF$, | Figures |
| | | 3.3 ± 0.3 | 0.5 | | 4.5 | 0.5 | 4.8 | 115 | $R_L = 1 \ M\Omega$ | 1, 3 |
| | | 5.0 ± 0.5 | 0.5 | | 3.9 | 0.5 | 4.1 | | | |
| t _{PLH} , | Propagation Delay | 3.3 ± 0.3 | 1.0 | | 6.0 | 1.0 | 6.5 | ns | $C_L = 50 \text{ pF},$ | Figures |
| t _{PHL} | | 5.0 ± 0.5 | 0.8 | | 5.0 | 0.8 | 5.5 | 115 | $R_L=500\Omega$ | 1, 3 |
| C _{IN} | Input Capacitance | 0 | | 2.5 | | | | pF | | |
| C _{PD} | Power Dissipation | 3.3 | | 9 | | | | pF | (Note 3) | Figure 2 |
| | Capacitance | 5.0 | | 11 | | | | ы | (14016-3) | r igule 2 |


Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:

I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static).

Dynamic Switching Characteristics

| Symbol | Parameter | Conditions | V_{CC} $T_A = 25^{\circ}C$ | | Unit |
|------------------|---|--|------------------------------|---------|------|
| •, | | | (V) | Typical | |
| V _{OLP} | Quiet Output Dynamic Peak V _{OL} | $C_L = 50pF, V_{IH} = 5.0V, V_{IL} = 0V$ | 5.0 | 0.8 | V |
| V _{OLV} | Quiet Output Dynamic Valley V _{OL} | $C_L = 50pF, V_{IH} = 5.0V, V_{IL} = 0V$ | 5.0 | -0.8 | V |

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz; $t_W = 500 \ \text{ns}$

FIGURE 1. AC Test Circuit



Application Note: When operating the NC7NZU04's unbuffered output stage in its linear range, as in oscillator applications, care must be taken to observe maximum power rating for the device and package. The high drive nature of the design of the output stage will result in substantial simultaneous conduction currents when the stage is in the linear region. See the I_{CCPEAK} specification in the DC Electrical Characteristics table.

 $\begin{aligned} & \text{Input} = \text{AC Waveform; } t_r = t_f = 1.8 \text{ ns;} \\ & \text{PRR} = \text{variable; Duty Cycle} = 50\% \end{aligned}$

FIGURE 2. I_{CCD} Test Circuit





FIGURE 3. AC Waveforms

Tape and Reel Specification

TAPE FORMAT for US8

| Package | Tape | Number | Cavity | Cover Tape |
|------------|--------------------|-----------|--------|------------|
| Designator | Section | Cavities | Status | Status |
| | Leader (Start End) | 125 (typ) | Empty | Sealed |
| K8X | Carrier | 3000 | Filled | Sealed |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed |


TAPE DIMENSIONS inches (millimeters)



TAPE FORMAT for MicroPak

| Package | Tape | Number | Cavity | Cover Tape | |
|------------|--------------------|-----------|--------|------------|--|
| Designator | Section | Cavities | Status | Status | |
| | Leader (Start End) | 125 (typ) | Empty | Sealed | |
| L8X | Carrier | 3000 | Filled | Sealed | |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed | |


TAPE DIMENSIONS inches (millimeters)




Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters) TAPE SLOT DETAIL X DETAIL X SCALE: 3X W₂


| Tape Size | Α | В | С | D | N | W1 | W2 | W3 |
|-----------|---------|--------|---------|---------|---------|----------------------|---------|-------------------|
| 8 mm | 7.0 | 0.059 | 0.512 | 0.795 | 2.165 | 0.331 + 0.059/-0.000 | 0.567 | W1 + 0.078/-0.039 |
| 0 111111 | (177.8) | (1.50) | (13.00) | (20.20) | (55.00) | (8.40 + 1.5/-0.00) | (14.40) | (W1 + 2.00/-1.00) |


Physical Dimensions inches (millimeters) unless otherwise noted






LAND PATTERN RECOMMENDATION







NOTES:


- CONFORMS TO JEDEC REGISTRATION MO-187
 D. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. PACKAGE REGISTRATION WITH JEDEC IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994

MAC08AREVB

8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A (Preliminary)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com