

February 1996

NDS9400A


Single P-Channel Enhancement Mode Field Effect Transistor


General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- -3.4A, -30V. $R_{DS(ON)} = 0.13\Omega$ @ $V_{GS} = -10V$.
- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.
- Rugged and reliable.





Symbol	Parameter		NDS9400A			
V _{DSS}	Drain-Source Voltage		-30			
V_{GSS}	Gate-Source Voltage		± 20			
D	Drain Current - Continuous	(Note 1a)	± 3.4	Α		
	- Pulsed		± 10			
)	Maximum Power Dissipation	(Note 1a)	2.5	W		
		(Note 1b)	1.2			
	···	(Note 1c)	1			
T_J, T_{STG}	Operating and Storage Temperature R	ange	-55 to 150	°C		
THERMA	L CHARACTERISTICS					
R _{OJA}	Thermal Resistance, Junction-to-Ambi	ent (Note 1a)	50	°C/W		
D	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W		

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
OFF CHA	RACTERISTICS			•			•
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$		-30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V				-2	μA
			T _J = 55°C			-25	μA
I _{GSSF}	Gate - Body Leakage, Forward	$V_{gs} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V				-100	nA
ON CHAR	ACTERISTICS (Note 2)			•			•
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		-1	-1.6	-2.8	V
			T _J = 125°C	-0.85	-1.25	-2.5	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{gs} = -10 \text{ V}, I_{D} = -1.0 \text{ A}$			0.11	0.13	Ω
			T _J = 125°C		0.15	0.21	
		$V_{GS} = -4.5 \text{ V}, I_{D} = -0.5 \text{ A}$	•		0.17	0.2	
			T _J = 125°C		0.24	0.32	
I _{D(on)}	On-State Drain Current	V _{GS} = -10 V, V _{DS} = -5 V	V _{GS} = -10 V, V _{DS} = -5 V				Α
g _{FS}	Forward Transconductance	$V_{DS} = -15 \text{ V}, I_{D} = -3.4 \text{ A}$		4		S	
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = -10 \text{ V}, \ V_{GS} = 0 \text{ V},$					pF
C _{oss}	Output Capacitance	f = 1.0 MHz			260		pF
C _{rss}	Reverse Transfer Capacitance				100		pF
SWITCHI	NG CHARACTERISTICS (Note 2)						
t _{D(on)}	Turn - On Delay Time	$V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$			9	40	ns
t,	Turn - On Rise Time	$V_{GEN} = -10 \text{ V}, R_{GEN} = 6 \Omega$			21	40	ns
t _{D(off)}	Turn - Off Delay Time			21	90	ns	
t _f	Turn - Off Fall Time				8	50	ns
Q_g	Total Gate Charge	V _{DS} = -10 V,			10	25	nC
Q_{gs}	Gate-Source Charge	$I_D = -3.4 \text{ A}, V_{GS} = -10 \text{ V}$			1.6		nC
Q_{gd}	Gate-Drain Charge				3.4		nC


Electric	Electrical Characteristics (T _A = 25°C unless otherwise noted)								
Symbol	Parameter	Conditions	Min	Тур	Max	Units			
DRAIN-SC	DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS								
I _s	Maximum Continuous Drain-Source Dioc	le Forward Current			-1.9	Α			
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -1.25 A (Note 2)		-0.8	-1.3	V			
t _m	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_F = -2.0 \text{ A}, dI_F/dt = 100 \text{ A/µs}$			100	ns			
I _m	Reverse Recovery Current			1.9		Α			


Notes:


1. $R_{g,a}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{g,c}$ is guaranteed by design while $\boldsymbol{R}_{\theta^{CA}}$ is determined by the user's board design.

$$P_D(t) = \frac{\tau_J \tau_{I_A}}{R_{0J}A^{\dagger}} = \frac{\tau_J \tau_{I_A}}{R_{0J} \, d^* R_{0C}A^{\dagger}} = I_D^2(t) \times R_{DS \, (OV)} @ \tau_J$$
Typical R_{0A} using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 50°C/W when mounted on a 1 in² pad of 2oz cpper.
- b. 105°C/W when mounted on a 0.04 in² pad of 2oz cpper.
- c. 125°C/W when mounted on a 0.006 in² pad of 2oz cpper.







Scale 1: 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage
Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Transconductance Variation with Drain Current and Temperature.

Typical Thermal Characteristics




Figure 12. SO-8 Dual Package Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 13. Maximum Steady- State Drain Current versus Copper Mounting Pad Area.




Figure 14. Maximum Safe Operating Area.






Figure 15. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.

SO-8 Tape and Reel Data and Package Dimensions








Packaging Description:

SOIC-8 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 2,500 units per 13° or 330m diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 500 units per 7° or 177cm diameter reel. This and some other options are further described in the Packaging Information table.

These full reels are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts

ESD Label

F63TN Label





Packaging Option no flow code) Packaging type Rail/Tube TNR TNR Qty per Reel/Tube/Bag 2,500 95 4,000 500 Reel Size 13" Dia 13" Dia 7" Dia Box Dimension (mm) 343x64x343 530x130x83 343x64x343 184x187x47 Max qty per Box 5,000 30,000 8,000 1,000

SOIC (8lds) Packaging Information

Weight per unit (gm) 0.0774 0.0774 0.0774 0.0774 Weight per Reel (kg) 0.6060 0.9696 0.1182 Note/Comments

SOIC-8 Unit Orientation


343mm x 342mm x 64mm Standard Intermediate box

F63TNR Label sample

Customized




SOIC(8lds) Tape Leader and Trailer Configuration: Figure 2.0



SO-8 Tape and Reel Data and Package Dimensions, continued


SOIC(8lds) Embossed Carrier Tape




User Direction of Feed	
	$\overline{}$

Dimensions are in millimeter														
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	Т	Wc	Тс
SOIC(8lds) (12mm)	6.50 +/-0.10	5.30 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.1 +/-0.10	0.450 +/- 0.150	9.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation




Sketch B (Top View)
Component Rotation



Sketch C (Top View)

Component lateral movement

SOIC(8lds) Reel Configuration: Figure 4.0





	7" Diameter Option						
	→ B Min						
Dim D min	Dim C						
	DETAIL AA						

Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4

SO-8 Tape and Reel Data and Package Dimensions, continued


SOIC-8 (FS PKG Code S1)





Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0774



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet\,Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}6} \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{-}8} \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.