

December 1997


# NDS9430A Single P-Channel Enhancement Mode Field Effect Transistor


## **General Description**

These P-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

#### **Features**

- -5.3A, -20V.  $R_{DS(ON)} = 0.05\Omega$  @  $V_{GS} = -10V$   $R_{DS(ON)} = 0.065\Omega$  @  $V_{GS} = -6V$   $R_{DS(ON)} = 0.09\Omega$  @  $V_{GS} = -4.5V$ .
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.





Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	NDS9430A	Units
V <sub>DSS</sub>	Drain-Source Voltage	-20	V
V <sub>GSS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub>	Drain Current - Continuous (Note 1a)	±5.3	Α
	- Pulsed	± 20	
P <sub>D</sub>	Maximum Power Dissipation (Note 1a)	2.5	W
	(Note 1b)	1.2	
	(Note 1c)	1	
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C
THERMA	L CHARACTERISTICS		
R <sub>0JA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	°C/W
R <sub>ØJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{gs} = 0 \text{ V}, I_{p} = -250 \mu\text{A}$		-20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$				-1	μΑ
		$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}$	T <sub>J</sub> = 70°C			-5	μΑ
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	$V_{gs} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	•			100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{gs} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHAR	ACTERISTICS (Note 2)			•		•	•
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		-1	-1.4	-3	V
			T <sub>J</sub> = 125°C	-0.7	-1	-2	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{gs} = -10 \text{ V}, I_{D} = -5.3 \text{ A}$			0.038	0.05	Ω
			T <sub>J</sub> = 125°C		0.054	0.1	
		$V_{gs} = -6 \text{ V}, I_{D} = -4.7 \text{ A}$			0.046	0.065	
		$V_{gs} = -4.5 \text{ V}, I_{D} = -4.2 \text{ A}$			0.064	0.09	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		-15			Α
		$V_{GS} = -4.5, V_{DS} = -5V$		-3.6			
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 15 \text{ V}, I_{D} = 5.3 \text{ A}$			10		S
DYNAMIC	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$			950		pF
C <sub>oss</sub>	Output Capacitance				610		pF
C <sub>rss</sub>	Reverse Transfer Capacitance				220		pF
SWITCHIN	NG CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Tum - On Delay Time	$V_{DD} = -10 \text{ V}, \text{ I}_{D} = -1 \text{ A},$ $V_{GEN} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$			10	30	ns
t,	Turn - On Rise Time				18	60	ns
t <sub>D(off)</sub>	Turn - Off Delay Time				80	120	ns
t,	Turn - Off Fall Time				45	100	ns
$Q_g$	Total Gate Charge	$V_{DS} = -10 \text{ V},$ $I_{D} = -5.3 \text{ A}, V_{GS} = -10 \text{ V}$			29	50	nC
$Q_{gs}$	Gate-Source Charge				3		nC
$Q_{gd}$	Gate-Drain Charge				9		nC

Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)							
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current				-2.1	Α	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -2.4 A (Note 2)		-0.85	-1.2	V	
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0V$ , $I_F = -2.4$ A, $dI_F/dt = 100$ A/ $\mu$ s			100	ns	


### Notes:


1. R<sub>g,lk</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>g,lc</sub> is guaranteed by design while R<sub>gCk</sub> is determined by the user's board design.


$$P_D(t) = \frac{T_J T_A}{R_{\theta J} \, \underline{k} t} = \frac{T_J T_A}{R_{\theta J} \, \underline{c} t R_{\theta C} \underline{k} t} = I_D^2(t) \times R_{DS(ON)} \mathbf{g}_{TJ}$$

Typical R<sub>θ,IA</sub> using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 50°C/W when mounted on a 1 in² pad of 2oz cpper.
- b. 105°C/W when mounted on a 0.04 in² pad of 2oz cpper.
- c. 125°C/W when mounted on a 0.006 in<sup>2</sup> pad of 2oz cpper.







Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2.0%.

## **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

# **Typical Electrical Characteristics (continued)**




Figure 7. Breakdown Voltage Variation with Temperature




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 9. Capacitance Characteristics




Figure 10. Gate Charge Characteristics




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

## Typical Electrical and Thermal Characteristics (continued)





Figure 13. Transconductance Variation with Drain Current and Temperature

Figure 14. SO-8 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.






Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.

Figure 16. Maximum Safe Operating Area




Figure 17. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $VCX^{TM}$ SMART START™ FAST ® ACEx™ OPTOLOGIC™ FASTr™ STAR\*POWER™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™  $\mathsf{PACMAN^{\mathsf{TM}}}$ FRFET™ SuperSOT™-3  $CROSSVOLT^{TM}$ GlobalOptoisolator™ **POPTM** SuperSOT™-6 GTO™ DenseTrench™ Power247™  $HiSeC^{\scriptscriptstyle\mathsf{TM}}$ SuperSOT™-8 DOME™ PowerTrench® SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ LittleFET™ E<sup>2</sup>CMOS<sup>TM</sup> QSTM TruTranslation™ EnSigna™ MicroFET™ QT Optoelectronics™ UHC™ FACT™ MicroPak™ Quiet Series™ UltraFET® FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER ®

STAR\*POWER is used under license

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.