SLAS105C - JANUARY 1995 - REVISED MAY 1999

features

- 8-Bit Resolution
- Differential Linearity Error
 - $-\pm 0.3$ LSB Typ, ± 1 LSB Max (25°C)
 - ±1 LSB Max
- Integral Linearity Error
 - $-\pm 0.6$ LSB, ± 0.75 LSB Max (25°C)
 - ±1 LSB Max
- Maximum Conversion Rate of
 40 Megasamples Per Second (MSPS) Max
- Internal Sample and Hold Function
- 5-V Single Supply Operation
- Low Power Consumption . . . 85 mW Typ
- Analog Input Bandwidth . . . ≥75 MHz Typ
- Internal Reference Voltage Generators

applications

- Quadrature Amplitude Modulation (QAM) and Quadrature Phase Shift Keying (QPSK) Demodulators
- Digital Television
- Charge-Coupled Device (CCD) Scanners
- Video Conferencing
- Digital Set-Top Box
- Digital Down Converters
- High-Speed Digital Signal Processor Front End

description


The TLC5540 is a high-speed, 8-bit analog-to-digital converter (ADC) that converts at sampling rates up to 40 megasamples per second (MSPS). Using a semiflash architecture and CMOS process, the TLC5540 is able to convert at high speeds while still maintaining low power consumption and cost. The analog input bandwidth of 75 MHz (typ) makes this device an excellent choice for undersampling applications. Internal resistors are provided to generate 2-V full-scale reference voltages from a 5-V supply, thereby reducing external components. The digital outputs can be placed in a high impedance mode. The TLC5540 requires only a single 5-V supply for operation.

PW OR NS PACKAGE (TOP VIEW)

OE [1	24	DGND
DGND [2	23	REFB
D1(LSB)	3	22	REFBS
D2 [4	21	AGND
D3 [5	20] AGND
D4 [6	19] ANALOG IN
D5 [7	18] V _{DDA}
D6 [8	17	REFT
D7 [9	16	REFTS
D8(MSB)	10	15] V _{DDA}
V _{DDD} [11	14	V _{DDA}
CLK [12	13	V _{DDD}

AVAILABLE OPTIONS

and the same of	PACKAGE				
TA	TSSOP (PW) SOP (
−0°C to 70°C	TLC5540CPW	TLC5540CNSLE			
-40°C to 85°C	TLC5540IPW	TLC5540INSLE			






Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

SLAS105C - JANUARY 1995 - REVISED MAY 1999

functional block diagram



schematics of inputs and outputs



SLAS105C - JANUARY 1995 - REVISED MAY 1999

Terminal Functions

TERM	INAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	20, 21		Analog ground
ANALOG IN	19	ı	Analog input
CLK	12	I	Clock input
DGND	2, 24		Digital ground
D1-D8	3-10	0	Digital data out. D1:LSB, D8:MSB
ŌĒ	1	I	Output enable. When \overline{OE} = L, data is enabled. When \overline{OE} = H, D1–D8 is high impedance.
V_{DDA}	14, 15, 18		Analog V _{DD}
V_{DDD}	11, 13		Digital V _{DD}
REFB	23	I	ADC reference voltage in (bottom)
REFBS	22		Reference voltage (bottom). When using the internal voltage divider to generate a nominal 2-V reference, the REFBS terminal is shorted to the REFB terminal and the REFTS terminal is shorted to the REFT terminal (see Figure 13 and Figure 14).
REFT	17	Ī	Reference voltage in (top)
REFTS	16		Reference voltage (top). When using the internal voltage divider to generate a nominal 2-V reference, the REFTS terminal is shorted to the REFT terminal and the REFBS terminal is shorted to the REFB terminal (see Figure 13 and Figure 14).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DDA} , V _{DDD}	7 V
Reference voltage input range, V _{I(REFB)} , V _{I(REFBS)} , V _{I(REFBS)} , V _{I(REFTS)}	
Analog input voltage range, V _{I(ANLG)}	AGND to V _{DDA}
Digital input voltage range, V _{I(DGTL)}	
Digital output voltage range, $V_{O(DGTL)}$	DGND to V _{DDD}
Operating free-air temperature range, T _A : TLC5540C	0°C to 70°C
TLC5540I	. −40°C to 85°C
Storage temperature range, T _{stg}	−55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLAS105C - JANUARY 1995 - REVISED MAY 1999

recommended operating conditions

			MIN	NOM	MAX	UNIT
	V _{DDA} -AGND	V _{DDA} -AGND		5	5.25	V
Supply voltage	V _{DDD} -AGND		4.75	5	5.25	V
	AGND-DGND	AGND-DGND		0	100	mV
Reference input voltage (top), VI(REFT			V _I (REFB)+1.8	V _I (REFB)+2	V_{DDA}	V
Reference input voltage (bottom), V _{I(R}	EFB)		0	0.6	V _{I(REFT)} -1.8	V
Analog input voltage range, V _{I(ANLG)}			V			
Full scale voltage, VI(REFT) - VI(REFE			5	V		
High-level input voltage, VIH			4			V
Low-level input voltage, V _{IL}					1	V
Pulse duration, clock high, t _{W(H)}			12.5			ns
Pulse duration, clock low, t _{W(L)}			12.5			ns
Operating free-air temperature, T _A	TLC5540C	TLC5540C			70	°C
	TLC5540I	TLC5540I			85	°C

NOTE 1: $1.8 \text{ V} \le \text{V}_{I(REFT)} - \text{V}_{I(REFB)} < \text{V}_{DD}$

SLAS105C - JANUARY 1995 - REVISED MAY 1999

electrical characteristics at V_{DD} = 5 V, $V_{I(REFT)}$ = 2.6 V, $V_{I(REFB)}$ = 0.6 V, f_{S} = 40 MSPS, T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TES	TEST CONDITIONS†		TYP	MAX	UNIT
EL	Linearity error, integral		T _A = 25°C		±0.6	±1	
	Lineality error, integral	f _S = 40 MSPS,	T _A = MIN to MAX			±1	LSB
	Linearity error differential	$V_I = 0.6 \text{ V to } 2.6 \text{ V}$	T _A = 25°C		±0.3	±0.75	LOD
ED	Linearity error, differential		T _A = MIN to MAX			±1	
	Self bias (1), V _{RB}	Short REFB to REFBS	See Figure 13	0.57	0.61	0.65	
	Self bias (1), V _{RT}	Short REFT to REFTS	See Figure 13	2.47	2.63	2.80	V
	Self bias (2), V _{RB}	Short REFB to AGND	See Figure 44		AGND		V
	Self bias (2), V _{RT}	Short REFT to REFTS	See Figure 14	2.18	2.29	2.4	
I _{ref}	Reference-voltage current	V _{I(REFT)} - V _{I(REFB)} =	2 V	5.2	7.5	12	mA
R _{ref}	Reference-voltage resistor	Between REFT and REI	Between REFT and REFB terminals				Ω
Ci	Analog input capacitance	$V_{I(ANLG)} = 1.5 V + 0.07$		4		pF	
EZS	Zero-scale error		-18	-43	-68	\/	
E _{FS}	Full-scale error	V _I (REFT) - V _I (REFB) =	2 V	-25	0	25	mV
lН	High-level input current	V _{DD} = 5.25 V,	$V_{IH} = V_{DD}$			5	
IIL	Low-level input current	V _{DD} = 5.25 V,	V _{IL} = 0			5	μΑ
ГОН	High-level output current	OE = GND,	$V_{DD} = 4.75 \text{ V}, V_{OH} = V_{DD} - 0.5 \text{ V}$	-1.5			A
loL	Low-level output current	OE = GND,	$V_{DD} = 4.75 \text{ V}, V_{OL} = 0.4 \text{ V}$	2.5			mA
IOZH(lkg)	High-level high-impedance-state output leakage current	$\overline{OE} = V_{DD}$,	V _{DD} = 5.25, V _{OH} = V _{DD}			16	^
IOZL(Ikg)	Low-level high-impedance-state output leakage current	OE = V _{DD} ,	V _{DD} = 4.75, V _{OL} = 0			16	μА
I _{DD}	Supply current	$f_S = 40 \text{ MSPS},$ $C_L \leq \underline{2}5 \text{ pF},$	NTSC‡ ramp wave input, See Note 2		17	27	mA

[†] Conditions marked MIN or MAX are as stated in recommended operating conditions.

‡ National Television System Committee

NOTE 2: Supply current specification does not include I_{ref}.



SLAS105C - JANUARY 1995 - REVISED MAY 1999

operating characteristics at V_{DD} = 5 V, V_{RT} = 2.6 V, V_{RB} = 0.6 V, f_{S} = 40 MSPS, T_{A} = 25°C (unless otherwise noted)

PARAMETER		TEST C	MIN	TYP	MAX	UNIT		
f _S	Maximum conversion rate	$T_A = MIN \text{ to } MA$	λX	40			MSPS	
f _S	Minimum conversion rate	$T_A = MIN \text{ to } MA$	T _A = MIN to MAX		5		MSPS	
BW	Analog input full-power bandwidth	At – 3 dB,	V _I (ANLG) = 2 V _{pp}		75		MHz	
t _{pd}	Delay time, digital output	C _L ≤ 10 pF (see	e Note 3)		9	15	ns	
^t PHZ	Disable time, output high to Hi-Z	C _L ≤ 15 pF,	$I_{OH} = -4.5 \text{ mA}$			20	ns	
tPLZ	Disable time, output low to Hi-Z	C _L ≤ 15 pF,	I _{OL} = 5 mA			20	ns	
^t PZH	Enable time, Hi-Z to output high	C _L ≤ 15 pF,	$I_{OH} = -4.5 \text{ mA}$			15	ns	
tpZL	Enable time, Hi-Z to output low	C _L ≤ 15 pF,	I _{OL} = 5 mA			15	ns	
	Differential gain	NTSC 40 IRE‡	modulation wave,		1%			
	Differential phase	f _S = 14.3 MSPS			0.7		degrees	
t _A J	Aperture jitter time				30		ps	
t _{d(s)}	Sampling delay time				4		ns	
	Signal-to-noise ratio		f _I = 1 MHz		47			
		4 00 MCDC	f _I = 3 MHz	44	47			
		f _S = 20 MSPS	f _I = 6 MHz		46			
SNR			f _I = 10 MHz		45		dB	
		f _S = 40 MSPS	f _I = 3 MHz		45.2			
			f _I = 6 MHz	42	44]	
			f _I = 10 MHz		42			
		f _S = 20 MSPS	f _I = 1 MHz		7.64			
			f _I = 3 MHz	7.61 7.47 7.16		Bits		
ENOB			f _I = 6 MHz					
ENOB	Effective number of bits		f _I = 10 MHz			DIIS		
		f _S = 40 MSPS	f _I = 3 MHz		7			
		1 _S = 40 1013F3	f _I = 6 MHz		6.8			
			f _I = 1 MHz		43			
		f _S = 20 MSPS	f _I = 3 MHz	35	42			
THD	Total harmonic distortion	15 - 20 IVISES	f _I = 6 MHz		41		dBc	
			f _I = 10 MHz		38			
		f _S = 40 MSPS	f _I = 3 MHz		40			
			f _I = 6 MHz		38			
	Spurious free dynamic range	f _S = 20 MSPS		41	46		dBc	
	opunous not dynamic range	f _S = 40 MSPS	11 - 3 IVII 12		42		UDU	

[†] Conditions marked MIN or MAX are as stated in recommended operating conditions.

NOTE 3: C_L includes probe and jig capacitance.



[‡] Institute of Radio Engineers

PARAMETER MEASUREMENT INFORMATION




Figure 1. I/O Timing Diagram




Figure 2. I/O Timing Diagram

TYPICAL CHARACTERISTICS

POWER DISSIPATION SAMPLING FREQUENCY 200 $V_{DD} = 5 V$ $T_A = 25^{\circ}C$ 150 Power Dissipation - mW 100 50 20 0 15 25 30 35 40 f_S - Sampling Frequency - MHz

Figure 3





Figure 4



SIGNAL-TO-NOISE RATIO
vs
INPUT FREQUENCY





Figure 6



SNR - Signal-to-Noise Ratio - dB

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

grounding and power supply considerations

A signal ground is a low-impedance path for current to return to the source. Inside the TLC5540 A/D converter, the analog ground and digital ground are connected to each other through the substrate, which has a very small resistance ($\sim 30~\Omega$) to prevent internal latch-up. For this reason, it is strongly recommended that a printed circuit board (PCB) of at least 4 layers be used with the TLC5540 and the converter DGND and AGND pins be connected directly to the analog ground plane to avoid a ground loop. Figure 11 shows the recommended decoupling and grounding scheme for laying out a multilayer PC board with the TLC5540. This scheme ensures that the impedance connection between AGND and DGND is minimized so that their potential difference is negligible and noise source caused by digital switching current is eliminated.




Figure 11. AV_{DD}, DV_{DD}, AGND, and DGND Connections

printed circuit board (PCB) layout considerations

When designing a circuit that includes high-speed digital and precision analog signals such as a high speed ADC, PCB layout is a key component to achieving the desired performance. The following recommendations should be considered during the prototyping and PCB design phase:

- Separate analog and digital circuitry physically to help eliminate capacitive coupling and crosstalk. When separate analog and digital ground planes are used, the digital ground and power planes should be several layers from the analog signals and power plane to avoid capacitive coupling.
- Full ground planes should be used. Do not use individual etches to return analog and digital currents or partial ground planes. For prototyping, breadboards should be constructed with copper clad boards to maximize ground plane.
- The conversion clock, CLK, should be terminated properly to reduce overshoot and ringing. Any jitter on the conversion clock degrades ADC performance. A high-speed CMOS buffer such as a 74ACT04 or 74AC04 positioned close to the CLK terminal can improve performance.
- Minimize all etch runs as much as possible by placing components very close together. It also proves beneficial to place the ADC in a corner of the PCB nearest to the I/O connector analog terminals.
- It is recommended to place the digital output data latch (if used) as close to the TLC5540 as possible to minimize capacitive loading. If D0 through D7 must drive large capacitive loads, internal ADC noise may be experienced.



functional description

The TLC5540 uses a modified semiflash architecture as shown in the functional block diagram. The four most significant bits (MSBs) of every output conversion result are produced by the upper comparator block CB1. The four least significant bits (LSBs) of each alternate output conversion result are produced by the lower comparator blocks CB-A and CB-B in turn (see Figure 12).

The reference voltage that is applied to the lower comparator resistor string is one sixteenth of the amplitude of the refence applied to the upper comparator resistor string. The sampling comparators of the lower comparator block require more time to sample the lower voltages of the reference and residual input voltage. By applying the residual input voltage to alternate lower comparator blocks, each comparator block has twice as much time to sample and convert as would be the case if only one lower comparator block were used.




Figure 12. Internal Functional Timing Diagram

This conversion scheme, which reduces the required sampling comparators by 30 percent compared to standard semiflash architectures, achieves significantly higher sample rates than the conventional semiflash conversion method.



functional description (continued)

The MSB comparator block converts on the falling edge of each applied clock cycle. The LSB comparator blocks CB-A and CB-B convert on the falling edges of the first and second following clock cycles, respectively. The timing diagram of the conversion algorithm is shown in Figure 12.

analog input operation

The analog input stage to the TLC5540 is a chopper-stabilized comparator and is equivalently shown below:




Figure 13. External Connections for Using the Internal Reference Resistor Divider

Figure 13 depicts the analog input for the TLC5540. The switches shown are controlled by two internal clocks, $\phi 1$ and $\phi 2$. These are nonoverlapping clocks that are generated from the CLK input. During the sampling period, $\phi 1$, S1 is closed and the input signal is applied to one side of the sampling capacitor, C_S . Also during the sampling period, S2 through S(N) are closed. This sets the comparator input to approximately 2.5 V. The delta voltage is developed across C_S . During the comparison phase, $\phi 2$, S1 is switched to the appropriate reference voltage for the bit value N. S2 is opened and $V_{ref(N)} - VC_S$ toggles the comparator output to the appropriate digital 1 or 0. The small resistance values for the switch, S1, and small value of the sampling capacitor combine to produce the wide analog input bandwidth of the TLC5540. The source impedance driving the analog input of the TLC5540 should be less than 100 Ω across the range of input frequency spectrum.

reference inputs – REFB, REFT, REFBS, REFTS

The range of analog inputs that can be converted are determined by REFB and REFT, REFT being the maximum reference voltage and REFB being the minimum reference voltage. The TLC5540 is tested with REFT = 2.6 V and REFB = 0.6 V producing a 2-V full-scale range. The TLC5540 can operate with REFT – REFB = 5 V, but the power dissipation in the reference resistor increases significantly (93 mW nominally). It is recommended that a 0.1 μ F capacitor be attached to REFB and REFT whether using externally or internally generated voltages.



internal reference voltage conversion

Three internal resistors allow the device to generate an internal reference voltage. These resistors are brought out on terminals V_{DDA}, REFTS, REFT, REFB, REFBS, and AGND. Two different bias voltages are possible without the use of external resistors.

Internal resistors are provided to develop REFT = 2.6 V and REFB = 0.6 V (bias option one) with only two external connections. This is developed with a 3-resistor network connected to V_{DDA} . When using this feature, connect REFT to REFTS and connect REFB to REFBS. For applications where the variance associated with V_{DDA} is acceptable, this internal voltage reference saves space and cost (see Figure 14).

A second internal bias option (bias two option) is shown in Figure 15. Using this scheme REFB = AGND and REFT = 2.28 V nominal. These bias voltage options can be used to provide the values listed in the following table.

BIAS OPTION	BIAS VOLTAGE					
BIAS OF HON	V_{RB}	v_{RT}	$V_{RT} - V_{RB}$			
1	0.61	2.63	2.02			
2	AGND	2.28	2.28			

Table 1. Bias Voltage Options

To use the internally-generated reference voltage, terminal connections should be made as shown in Figure 14 or Figure 15. The connections in Figure 14 provide the standard video 2-V reference.




Figure 14. External Connections Using the Internal Bias One Option






Figure 15. External Connections Using the Internal Bias Two Option

functional operation

Table 2 shows the TLC5540 functions.

Table 2. Functional Operation

INPUT SIGNAL	CTED		DIGITAL OUTPUT CODE						
VOLTAGE	STEP	MSB							LSB
V _{ref(T)}	255	1	1	1	1	1	1	1	1
			•	•	•	•	•	•	•
		•	•	•	•	•	•	•	•
	128	1	0	0	0	0	0	0	0
	127	0	1	1	1	1	1	1	1
			•	•	•	•	•	•	•
			•	•	•	•	•	•	•
V _{ref(B)}	0	0	0	0	0	0	0	0	0




SLAS105C - JANUARY 1995 - REVISED MAY 1999

MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




SLAS105C - JANUARY 1995 - REVISED MAY 1999

MECHANICAL DATA

NS (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated