Power MOSFET 125 A, 24 V N-Channel TO-220, D²PAK

Features

- Planar HD3e Process for Fast Switching Performance
- Body Diode for Low t_{rr} and Q_{rr} and Optimized for Synchronous Operation
- Low C_{iss} to Minimize Driver Loss
- Optimized Q_{gd} and R_{DS(on)} for Shoot-through Protection
- Low Gate Charge

MAXIMUM RATINGS (T_J = 25°C Unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	24	V _{dc}
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V _{dc}
Thermal Resistance – Junction–to–Case Total Power Dissipation @ T_C = 25°C Drain Current – Continuous @ T_C = 25°C, Chip Continuous @ T_C = 25°C, Limited by Package Continuous @ T_A = 25°C, Limited by Wires Single Pulse (t_p = 10 μ s)	R _B P PPPP	1.1 113.6 125 120.5 95 250	°C/W W A A A A
Thermal Resistance – Junction–to–Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Drain Current – Continuous @ T _A = 25°C	R _{θJA} P _D I _D	46 2.72 18.6	°C/W W A
Thermal Resistance – Junction–to–Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Drain Current – Continuous @ T _A = 25°C	R _{θJA} P _D I _D	63 1.98 15.9	°C/W W A
Operating and Storage Temperature Range	T _J , T _{stg}	–55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 50 \ V_{dc}, \ V_{GS} = 10 \ V_{dc}, \ I_L = 15.5 \ A_{pk}, \ L = 1 \ mH, \ R_G = 25 \ \Omega)$	E _{AS}	120	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds	T _L	260	°C

- 1. When surface mounted to an FR4 board using 1 inch pad size, (Cu Area 1.127 in²).
- 2. When surface mounted to an FR4 board using minimum recommended pad WWW.DZSC size, (Cu Area 0.412 in²).

PIN ASSIGNMENT


PIN	FUNCTION
1	Gate
2	Drain
3	Source
PDF	Drain



ON Semiconductor®

http://onsemi.com

125 AMPERES, 24 VOLTS $R_{DS(on)} = 3.7 \text{ m}\Omega \text{ (Typ)}$



MARKING DIAGRAMS



TO-220AB CASE 221A STYLE 5





D²PAK CASE 418AA STYLE 2



= Specific Device Code

= Year WW = Work Week

ORDERING INFORMATION


Device	Package	Shipping [†]
NTB125N02R	D ² PAK	50 Units/Rail
NTB125N02RT4	D ² PAK	800/Tape & Reel
NTP125N02R	TO-220AB	50 Units/Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C Unless otherwise specified)

Characteristics			Min	Тур	Max	Unit
OFF CHARACTERISTICS			1			
$\begin{array}{c} \text{Drain-to-Source Breakdown Voltage (Note 3)} \\ \text{(V}_{GS} = 0 \text{ V}_{dc}, \text{I}_{D} = 250 \mu\text{A}_{dc}\text{)} \\ \text{Temperature Coefficient (Positive)} \end{array}$		V _{(BR)DSS}	25 -	28 15	- -	V _{dc}
Zero Gate Voltage Drain Current $ (V_{DS} = 20 \text{ V}_{dc}, V_{GS} = 0 \text{ V}_{dc}) $ $ (V_{DS} = 20 \text{ V}_{dc}, V_{GS} = 0 \text{ V}_{dc}, T_{J} = 125^{\circ}\text{C}) $		I _{DSS}	_ _	_ _	1.5 10	μA _{dc}
Gate-Body Leakage Current (V _{GS} = ±20 V _{dc} , V _{DS} = 0 V _{dc})			-	-	±100	nA _{dc}
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $ (V_{DS} = V_{GS}, I_D = 250 \ \mu A_{dc}) $ Threshold Temperature Coefficient (Negative)			1.0 -	1.5 5.0	2.0	V _{dc} mV/°C
$ \begin{array}{l} \text{Static Drain-to-Source On-Resistance (Note 3)} \\ (V_{GS} = 10 \ V_{dc}, \ I_D = 110 \ A_{dc}) \\ (V_{GS} = 4.5 \ V_{dc}, \ I_D = 55 \ A_{dc}) \\ (V_{GS} = 10 \ V_{dc}, \ I_D = 20 \ A_{dc}) \\ (V_{GS} = 4.5 \ V_{dc}, \ I_D = 20 \ A_{dc}) \end{array} $				3.7 4.9 3.7 4.7	- - 4.6 6.2	mΩ
Forward Transconductance (Note 3) (V _{DS} = 10 V _{dc} , I _D = 15 A _{dc})			_	44	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	2710	3440	pF
Output Capacitance	$(V_{DS} = 20 V_{dc}, V_{GS} = 0 V, f = 1 MHz)$	C _{oss}	-	1105	1670	
Transfer Capacitance		C _{rss}	_	227	640	
SWITCHING CHARACTERISTICS (No	ote 4)	_		_	_	
Turn-On Delay Time		t _{d(on)}	_	11	22	ns
Rise Time	$(V_{GS} = 10 V_{dc}, V_{DD} = 10 V_{dc},$	t _r	_	39	80	
Turn-Off Delay Time	$I_D = 40 A_{dc}, R_G = 3 \Omega)$	t _{d(off)}	_	27	40	
Fall Time		tf	_	21	40	
Gate Charge		Q _T	_	23.6	28	nC
	$(V_{GS} = 4.5 V_{dc}, I_D = 40 A_{dc}, V_{DS} = 10 V_{dc})$ (Note 3)	Q ₁	_	5.1	_	
	30, ()	Q_2	_	11	_	
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On–Voltage	$ (I_S = 20 \text{ A}_{dc}, \text{ V}_{GS} = 0 \text{ V}_{dc}) \text{ (Note 3)} $ $ (I_S = 55 \text{ A}_{dc}, \text{ V}_{GS} = 0 \text{ V}_{dc}) $ $ (I_S = 20 \text{ A}_{dc}, \text{ V}_{GS} = 0 \text{ V}_{dc}, \text{ T}_J = 125^{\circ}\text{C}) $	V _{SD}	- - -	0.82 0.99 0.65	1.2 - -	V _{dc}
Reverse Recovery Time	Reverse Recovery Time		-	36.5	-	ns
	$(I_S = 30 A_{dc}, V_{GS} = 0 V_{dc},$	t _a	-	17.7	-	1
dl _S /dt = 100 A/μs) (Note 3)		t _b	-	18.8	-	
Reverse Recovery Stored Charge	7	Q _{RR}	_	0.024	_	μС

^{3.} Pulse Test: Pulse Width $\leq 300~\mu s$, Duty Cycle $\leq 2\%$. 4. Switching characteristics are independent of operating junction temperatures.



I_D, DRAIN CURRENT (AMPS) Figure 3. On-Resistance versus Drain Current and Temperature

80

0.002

0

40

 $T_{.1} = -55^{\circ}C$

120

Figure 4. On-Resistance versus Drain Current and Temperature

I_D, DRAIN CURRENT (AMPS)


120

160

200

80

40



R_{DS(on)}, I 0.002


0

200

160

Figure 5. On-Resistance Variation with **Temperature**

Figure 6. Drain-to-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

http://oncomi.com





Figure 12. Thermal Response

PACKAGE DIMENSIONS





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.405	9.66	10.28
С	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.147	3.61	3.73
G	0.095	0.105	2.42	2.66
Н	0.110	0.155	2.80	3.93
J	0.018	0.025	0.46	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

STYLE 5:

- PIN 1. GATE

 - DRAIN SOURCE DRAIN

PACKAGE DIMENSIONS




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
C	0.160	0.190	4.06	4.83
D	0.020	0.036	0.51	0.92
Е	0.045	0.055	1.14	1.40
F	0.310		7.87	
G	0.100 BSC		2.54 BSC	
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
М	0.280		7.11	
S	0.575	0.625	14.60	15.88
٧	0.045	0.055	1.14	1.40

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURC SOURCE 4 DRAIN



ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.