# 捷多邦,专业PCB打样工厂,24小时加急出货

# NTD25P03L

# **Power MOSFET**

# –25 A, –30 V, Logic Level P–Channel DPAK

Designed for low voltage, high speed switching applications and to withstand high energy in the avalanche and commutation modes. The source-to-drain diode recovery time is comparable to a discrete fast recovery diode.

#### Typical Applications

- PWM Motor Controls
- Power Supplies
- Converters
- Bridge Circuits
- Pb–Free Package is Available

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-30	V
Gate–to–Source Voltage – Continuous – Non–Repetitive (tp ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	±15 ±20	V Vpk
Drain Current – Continuous @ $T_A = 25^{\circ}C$ – Single Pulse ( $t_p \le 10 \ \mu$ s)	I <sub>D</sub> I <sub>DM</sub>	-25 -75	A Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C	PD	75	Watts
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	–55 to +150	°C
$            Single Pulse Drain-to-Source Avalanche \\             Energy - Starting T_J = 25^\circ C \\              (V_{DD} = 25 Vdc, V_{GS} = 5.0 Vdc, \\              Peak I_L = 20 Apk, L = 1.0 mH, \\              R_G = 25 \Omega )                                 $	E <sub>AS</sub>	200	mJ
Thermal Resistance – Junction-to-Case – Junction-to-Ambient (Note 1) – Junction-to-Ambient (Note 2)	$f{R}_{ heta JC} \ f{R}_{ heta JA} \ f{R}_{ heta JA} \ f{R}_{ heta JA}$	1.65 67 120	°C/W
Maximum Lead Temperature for Soldering Purposes, (1/8" from case for 10 s)	ΤL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.


- 1. When surface mounted to an FR4 board using 0.5 sq in pad size.
- 2. When surface mounted to an FR4 board using the minimum recommended pad size.




# **ON Semiconductor®**

http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
-30 V	51 mΩ @ 5.0 V	–25 A





#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD25P03L	DPAK	75 Units/Rail
NTD25P03LG	DPAK (Pb–Free)	75 Units/Rail
NTD25P03L1	DPAK Straight Lead	75 Units/Rail
NTD25P03LT4	DPAK	2500/Tape & Reel

<sup>+</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



#### ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						•
Drain–to–Source Breakdown Voltage (Note 3) ( $V_{GS} = 0 \text{ Vdc}, I_D = -250 \mu A$ ) Temperature Coefficient (Positive)		V <sub>(BR)</sub> DSS	-30	-24		V mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = -30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$ $(V_{DS} = -30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		I <sub>DSS</sub>			-1.0 -100	μΑ
Gate-Body Leakage Current ( $V_{GS} = \pm 15 \text{ Vdc}, V_{DS} = 0 \text{ Vdc}$ )	I <sub>GSS</sub>			-100	nA	
ON CHARACTERISTICS (Note 3	3)					-
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \ \mu Adc)$ Temperature Coefficient (Negative)		V <sub>GS(th)</sub>	-1.0	-1.6 4.0	-2.0	V mV/°C
Static Drain-to-Source On-State Resistance ( $V_{GS} = -5.0 \text{ Vdc}$ , $I_D = -12.5 \text{ Adc}$ ) ( $V_{GS} = -5.0 \text{ Vdc}$ , $I_D = -25 \text{ Adc}$ ) ( $V_{GS} = -4.0 \text{ Vdc}$ , $I_D = -10 \text{ Adc}$ )		R <sub>DS(on)</sub>		0.051 0.056 0.065	0.072 0.080 0.090	Ω
Forward Transconductance $(V_{DS} = -8.0 \text{ Vdc}, I_D = -12.5 \text{ A})$	9 <sub>FS</sub>		13		Mhos	
DYNAMIC CHARACTERISTICS				•		•
Input Capacitance		C <sub>iss</sub>		900	1260	pF
Output Capacitance	(V <sub>DS</sub> = -25 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>oss</sub>		290	410	
Reverse Transfer Capacitance	- ,	C <sub>rss</sub>		105	210	
SWITCHING CHARACTERISTIC	<b>S</b> (Notes 3 & 4)					
Turn–On Delay Time		t <sub>d(on)</sub>		9.0	20	ns
Rise Time	$(V_{DD} = -15 \text{ Vdc}, I_D = -25 \text{ A},$	t <sub>r</sub>		37	75	
Turn-Off Delay Time	V <sub>GS</sub> = -5.0 V, R <sub>G</sub> = 1.3 Ω)	t <sub>d(off)</sub>		15	30	
Fall Time		t <sub>f</sub>		16	55	
Gate Charge	$(V_{DS} = -24 \text{ Vdc}, V_{GS} = -5.0 \text{ Vdc}, I_D = -25 \text{ A})$	Q <sub>T</sub>		15	20	nC
		Q <sub>1</sub>		3.0		
		Q <sub>2</sub>		9.0		1
		Q <sub>3</sub>		7.0		7
BODY-DRAIN DIODE RATINGS	(Note 3)					
Diode Forward On–Voltage	$(I_{S} = -25 \text{ Adc}, V_{GS} = 0 \text{ V})$ $(I_{S} = -25 \text{ Adc}, V_{GS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C})$	V <sub>SD</sub>		-1.0 -0.9	-1.5	V
Reverse Recovery Time		t <sub>rr</sub>		35		ns
	(I <sub>S</sub> = −25 A, V <sub>GS</sub> = 0 V, dl <sub>S</sub> /dt = 100 A/μs)	t <sub>a</sub>		20		
	<b>.</b> ,	t <sub>b</sub>		14		


Reverse Recovery Stored Charge

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.

Q<sub>RR</sub>

0.035

μC



## TYPICAL MOSFET ELECTRICAL CHARACTERISTICS

#### POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta t$ ) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ( $I_{G(AV)}$ ) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$ 

During the rise and fall time interval when switching a resistive load,  $V_{GS}$  remains virtually constant at a level known as the plateau voltage,  $V_{SGP}$ . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G / (V_{GG} - V_{GSP})$$
  
$$t_f = Q_2 x R_G / V_{GSP}$$

where

 $V_{GG}$  = the gate drive voltage, which varies from zero to  $V_{GG}$ 

 $R_G$  = the gate drive resistance

and  $Q_2$  and  $V_{GSP}$  are read from the gate charge curve.

During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$\begin{split} t_{d(on)} &= R_G \; C_{iss} \; In \; [V_{GG}/(V_{GG}-V_{GSP})] \\ t_{d(off)} &= R_G \; C_{iss} \; In \; (V_{GG}/V_{GSP}) \end{split}$$

The capacitance ( $C_{iss}$ ) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating  $t_{d(on)}$  and is read at a voltage corresponding to the on–state when calculating  $t_{d(off)}$ .

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.





Figure 7. Capacitance Variation



#### DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time,  $t_{rr}$ , due to the storage of minority carrier charge,  $Q_{RR}$ , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short  $t_{rr}$  and low  $Q_{RR}$  specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during  $t_a$  is directly controlled by the device clearing the stored charge. However, the positive di/dt during  $t_b$  is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of  $t_b/t_a$  serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter  $t_{rr}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current


#### SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ( $T_C$ ) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $I_{DM}$ ) nor rated voltage ( $V_{DSS}$ ) is exceeded, and that the transition time ( $t_r$ ,  $t_f$ ) does not exceed 10 µs. In addition the total power averaged over a complete switching cycle must not exceed ( $T_{J(MAX)} - T_C$ )/( $R_{\theta JC}$ ).

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.


Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current ( $I_{DM}$ ), the energy rating is specified at rated continuous current ( $I_D$ ), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous  $I_D$  can safely be assumed to equal the values indicated.



Safe Operating Area

Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature

## **TYPICAL ELECTRICAL CHARACTERISTICS**









Figure 14. Diode Reverse Recovery Waveform

#### PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O




NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	LIMETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
в	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180 BSC		4.58 BSC		
н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
к	0.102	0.114	2.60	2.89	
L	0.090 BSC		2.29 BSC		
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
V	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

#### **SOLDERING FOOTPRINT\***




\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

DPAK CASE 369D-01 ISSUE O

۲

Ζ



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 
 INCHES
 MILLIMETERS

 DIM
 MAX
 MIN
 MAX

 A
 0.235
 0.245
 5.97
 6.35

 B
 0.250
 0.265
 6.35
 6.73

 C
 0.086
 0.094
 2.19
 2.38

 D
 0.027
 0.035
 0.69
 0.88

 E
 0.018
 0.023
 0.46
 0.58

 E
 0.018
 0.023
 0.46
 0.58

 F
 0.037
 0.045
 0.94
 1.14

 G
 0.090
 BSC
 2.29
 BSC

 H
 0.034
 0.040
 0.87
 1.01

 J
 0.018
 0.023
 0.46
 0.58

 K
 0.350
 0.380
 8.89
 9.65

 R
 0.180
 0.215
 4.45
 5.45

 S
 0.025
 0.040
 0.63
 1.01

 V
 0.035
 0.500
 0.88
 1.27

 Z
 0.155
 --- 3.93
 --- **Z** 0.155 3.93

STYLE 2: PIN 1. GATE 2. DRAIN

3. SOURCE 4. DRAIN

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product calt in any other application in which the failure of the SCILLC product calt for any other applications, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.