Power MOSFET 85 Amps, 24 Volts N-Channel DPAK

Features

- Pb-Free Packages are Available
- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low C_{iss} to Minimize Driver Loss
- Low Gate Charge

MAXIMUM RATINGS (T_J = 25°C Unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	24	V _{dc}
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V_{dc}
Thermal Resistance – Junction-to-Case Total Power Dissipation @ T _C = 25°C Drain Current	R _{θJC} P _D	1.6 78.1	°C/W W
Continuous @ T_C = 25°C, Limited by Package Continuous @ T_A = 25°C, Limited by Wires Single Pulse ($t_p \le 10 \mu s$)	I _D I _D I _{DM}	85 32 96	A A A
Thermal Resistance, Junction–to–Ambient (Note 1)	$R_{\theta JA}$	52	°C/W
Total Power Dissipation @ T _A = 25°C Drain Current – Continuous @ T _A = 25°C	P _D I _D	2.4 16	W A
Thermal Resistance, Junction–to–Ambient (Note 2)	$R_{\theta JA}$	100	°C/W
Total Power Dissipation @ T _A = 25°C Drain Current – Continuous @ T _A = 25°C	P _D I _D	1.25 12	W A
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 30~V_{dc},~V_{GS} = 10~V_{dc},~I_L = 13~A_{pk},~L = 1~mH,~R_G = 25~\Omega$)	E _{AS}	85	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds	TL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 1 inch pad size, (Cu Area 1.127 in²).
- When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in²).




ON Semiconductor®

http://onsemi.com

V _{DSS}	R _{DS(ON)} TYP	I _D MAX
24 V	$4.8~\text{m}\Omega$	85 A

N-Channel






DPAK CASE 369C STYLE2



DPAK-3 CASE 369D STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENTS



1 Gate 2 Drain

2 Drain 3 Source 4 Drain

Y = Year WW = Work Week

85N02R = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.



ELECTRICAL CHARACTERISTICS ($T_J = 25$ °C Unless otherwise specified)

Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS			•		•	
$\begin{array}{l} \text{Drain-to-Source Breakdown Voltar} \\ (\text{V}_{\text{GS}} = 0 \text{ V}_{\text{dc}}, \text{I}_{\text{D}} = 250 \mu\text{A}_{\text{dc}}) \\ \text{Temperature Coefficient (Positive)} \end{array}$	V _{(br)DSS}	24 -	28 20.5	_ _	V _{dc} mV/°C	
Zero Gate Voltage Drain Current		I _{DSS}	_ _	- -	1.5 10	μA _{dc}
Gate-Body Leakage Current $(V_{GS} = \pm 20 V_{dc}, V_{DS} = 0 V_{dc})$		I _{GSS}	_	-	±100	nA _{dc}
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu A_{dc})$ Threshold Temperature Coefficient	V _{GS(th)}	1.0	1.5 4.0	2.0	V _{dc} mV/°C	
Static Drain-to-Source On-Resista $(V_{GS} = 4.5 V_{dc}, I_D = 20 A_{dc})$ $(V_{GS} = 10 V_{dc}, I_D = 20 A_{dc})$	R _{DS(on)}	- -	6.5 4.8	_ 5.2	mΩ	
Forward Transconductance (Note 3 (V _{DS} = 10 V _{dc} , I _D = 15 A _{dc})	3)	9FS	-	38	-	Mhos
DYNAMIC CHARACTERISTICS			_		_	
Input Capacitance		C _{iss}	_	2050	_	pF
Output Capacitance	$(V_{DS} = 20 V_{dc}, V_{GS} = 0 V, f = 1 MHz)$	Coss	_	871	_	
Transfer Capacitance	,	C_{rss}	-	359	_	
SWITCHING CHARACTERISTICS	(Note 4)					
Turn-On Delay Time		t _{d(on)}	_	6.3	_	ns
Rise Time	$(V_{GS} = 10 V_{dc}, V_{DD} = 10 V_{dc},$	t _r	_	77	_	
Turn-Off Delay Time	$I_D = 30 A_{dc}, R_G = 3 \Omega$	t _{d(off)}	_	25	_	
Fall Time		t _f	_	12	_	
Gate Charge		Q_{T}	-	17.7	-	nC
	$(V_{GS} = 5 V_{dc}, I_D = 10 A_{dc}, V_{DS} = 10 V_{dc})$ (Note 3)	Q_1	_	2.6	_	
	100 100 100 100	Q_2	-	7.1	_	
SOURCE-DRAIN DIODE CHARA	CTERISTICS					
Forward On–Voltage	$(I_S = 10 A_{dc}, V_{GS} = 0 V_{dc})$ (Note 3) $(I_S = 10 A_{dc}, V_{GS} = 0 V_{dc}, T_J = 125^{\circ}C)$	V _{SD}	- -	0.78 0.63	1.0 -	V _{dc}
Reverse Recovery Time		t _{rr}	_	37.5	-	ns
	$(I_S = 20 A_{dc}, V_{GS} = 0 V_{dc},$	ta	-	16.8	_	mV/°C mΩ Mhos pF nc
	$dI_S/dt = 100 A/\mu s$) (Note 3)	t _b	-	20.7	_	
Reverse Recovery Stored Charge]	Q _{RR}	_	0.027	_	μC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.





Figure 2. Transfer Characteristics







Figure 3. On–Resistance versus Drain Current and Temperature

Figure 4. On–Resistance versus Drain Current and Temperature






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage

POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain—gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

$$t = Q/I_{G(AV)}$$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

$$t_r = Q_2 x R_G/(V_{GG} - V_{GSP})$$

$$t_f = Q_2 x R_G/V_{GSP}$$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG} R_G = the gate drive resistance

and Q₂ and V_{GSP} are read from the gate charge curve.

During the turn—on and turn—off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:


$$t_{d(on)} = R_G C_{iss} In \left[V_{GG} / (V_{GG} - V_{GSP}) \right]$$

 $t_{d(off)} = R_G C_{iss} In (V_{GG}/V_{GSP})$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on-state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.


The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

http://opcomi.com






Figure 8. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

Figure 9. Resistive Switching Time Variation versus Gate Resistance

DRAIN-TO-SOURCE DIODE CHARACTERISTICS




Figure 10. Diode Forward Voltage versus Current

SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain—to—source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature ($T_{\rm C}$) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance — General Data and Its Use."

Switching between the off–state and the on–state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded and the transition time (t_r , t_f) do not exceed 10 μ s. In addition the total power averaged over a complete switching cycle must not exceed ($T_{J(MAX)} - T_C$)/($R_{\theta JC}$).

A Power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.

Although many E–FETs can withstand the stress of drain–to–source avalanche at currents up to rated pulsed current (I_{DM}), the energy rating is specified at rated continuous current (I_{D}), in accordance with industry custom. The energy rating must be derated for temperature as shown in the accompanying graph (Figure 12). Maximum energy at currents below rated continuous I_{D} can safely be assumed to equal the values indicated.

SAFE OPERATING AREA




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Thermal Response




Figure 13. Thermal Response

ORDERING INFORMATION


Device	Package	Shipping [†]
NTD85N02R	DPAK	
NTD85N02RG	DPAK (Pb-Free)	75 Units / Rail
NTD85N02R-001	DPAK-3	800 Tape & Reel
NTD85N02R-1G	DPAK-3 (Pb-Free)	800 Tape & Reel
NTD85N02RT4	DPAK	2500 Tape & Reel
NTD85N02RT4G	DPAK (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

http://opsami.com

PACKAGE DIMENSIONS

DPAK CASE 369C ISSUE O




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
E	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180 BSC		4.58 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090 BSC		2.29 BSC		
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
V	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


SOLDERING FOOTPRINT*



^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK-3 CASE 369D-01 ISSUE B



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090	BSC	2.29	BSC	
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.