Integrated Relay, Inductive Load Driver

This device is used to switch inductive loads such as relays, solenoids incandescent lamps, and small DC motors without the need of a free-wheeling diode. The device integrates all necessary items such as the MOSFET switch, ESD protection, and Zener clamps. It accepts logic level inputs thus allowing it to be driven by a large variety of devices including logic gates, inverters, and microcontrollers.

Features

- Provides a Robust Driver Interface Between D.C. Relay Coil and Sensitive Logic Circuits
- Optimized to Switch Relays of 12 V Rail
- Capable of Driving Relay Coils Rated up to 6.0 W at 12 V
- Internal Zener Eliminates the Need of Free–Wheeling Diode
- Internal Zener Clamp Routes Induced Current to Ground for Quieter Systems Operation
- Low V_{DS(ON)} Reduces System Current Drain
- Pb–Free Package is Available

Typical Applications

- Telecom: Line Cards, Modems, Answering Machines, FAX
- Computers and Office: Photocopiers, Printers, Desktop Computers
- Consumer: TVs and VCRs, Stereo Receivers, CD Players, Cassette Recorders
- Industrial: Small Appliances, Security Systems, Automated Test Equipment, Garage Door Openers




,24小时加急出货

ON Semiconductor®

专业PCB打样工厂

http://onsemi.com


Relay, Inductive Load Driver Silicon SMALLBLOCK[™] 0.5 Ampere, 16 V Clamp



CASE 318F D

= Date Code

INTERNAL CIRCUIT DIAGRAMS



Device	Package	Shipping [†]
NUD3112LT1	SOT-23	3000/Tape & Reel
NUD3112LT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NUD3112DMT1	SC-74	3000/Tape & Reel

⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



Symbol	Rating		Value	Unit
V _{DSS}	Drain to Source Voltage – Continuous		14	V _{dc}
V _{GS}	Gate to Source Voltage – Continuous		6	V _{dc}
۱ _D	Drain Current – Continuous		500	mA
Ez	Single Pulse Drain-to-Source Avalanche Energy (T _{Jinitial =} 25°C)		50	mJ
TJ	Junction Temperature		150	°C
T _A	Operating Ambient Temperature		-40 to 85	°C
T _{stg}	Storage Temperature Range		-65 to +150	°C
P _D	Total Power Dissipation (Note 1) Derating Above 25°C	SOT-23	225 1.8	mW mW/°C
PD	Total Power Dissipation (Note 1) Derating Above 25°C	SC-74	380 3.0	mW mW/°C
R_{\thetaJA}	Thermal Resistance Junction-to-Ambient (Note 1)	SOT-23 SC-74	556 329	°C/W
ESD	Human Body Model (HBM) According to EIA/JESD22/A114		2000	V

MAXIMUM RATINGS (T_J = 25° C unless otherwise specified)

1. Mounted onto minimum pad board.

TYPICAL ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Characteristic	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS				
V _{BRDSS}	Drain to Source Sustaining Voltage (Internally Clamped) (I _D = 10 mA)	14	16	17	V
B _{VGSO}	l _g = 1.0 mA	-	-	8	V
I _{DSS}			- -	20 40	μΑ
I _{GSS}	$ Gate Body Leakage Current \\ (V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V}) \\ (V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V}) $			35 65	μΑ
ON CHARA	CTERISTICS				
V _{GS(th)}	Gate Threshold Voltage $(V_{GS} = V_{DS}, I_D = 1.0 \text{ mA})$ $(V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}, T_A = 85^{\circ}\text{C})$	0.8 0.8	1.2 -	1.4 1.4	V
R _{DS(on)}			- - - -	1.2 1.3 0.9 1.3 0.9	Ω
I _{DS(on)}	Output Continuous Current $(V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V})$ $(V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V}, T_A = 85^{\circ}\text{C})$	300 200	400 -		mA
9fs	Forward Transconductance $(V_{OUT} = 12.0 \text{ V}, I_{OUT} = 0.25 \text{ A})$	350	490	-	mmhos

TYPICAL ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Characteristic	Min	Тур	Мах	Unit
DYNAMIC (CHARACTERISTICS				
C _{iss}	Input Capacitance ($V_{DS} = 12 V$, $V_{GS} = 0 V$, f = 10 kHz)	-	23	-	pF
C _{oss}	Output Capacitance $(V_{DS} = 12 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	-	30	-	pF
C _{rss}	Transfer Capacitance $(V_{DS} = 12.0 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$	-	7	-	pF

SWITCHING CHARACTERISTICS

Symbol	Characteristic	Min	Тур	Мах	Units
t _{PHL} t _{PLH}	Propagation Delay Times: High to Low Propagation Delay; Figure 1 (V_{DS} = 12 V, V_{GS} = 5.0 V) Low to High Propagation Delay; Figure 1 (V_{DS} = 12 V, V_{GS} = 5.0 V)		21 91	-	nS
t _f t _r	Transition Times: Fall Time; Figure 1 (V_{DS} = 12 V, V_{GS} = 5.0 V) Rise Time; Figure 1 (V_{DS} = 12 V, V_{GS} = 5.0 V)		36 61		nS






Figure 1. Switching Waveforms



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise specified)

Figure 7. Zener Clamp Voltage vs. Zener Current



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise specified)





Figure 10. Typical Application Circuit

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AH**

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. 318-03 AND -07 OBSOLETE, NEW STANDARD 318-08.


	INCHES		MILLIN	NETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.1102	0.1197	2.80	3.04	
В	0.0472	0.0551	1.20	1.40	
С	0.0350	0.0440	0.89	1.11	
D	0.0150	0.0200	0.37	0.50	
G	0.0701	0.0807	1.78	2.04	
Н	0.0005	0.0040	0.013	0.100	
J	0.0034	0.0070	0.085	0.177	
Κ	0.0140	0.0285	0.35	0.69	
L	0.0350	0.0401	0.89	1.02	
S	0.0830	0.1039	2.10	2.64	
٧	0.0177	0.0236	0.45	0.60	
STYLE 21: PIN 1. GATE 2. SOURCE					



Δ


3. DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS




SC-74

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. 318F-01, -02, -03 OBSOLETE. NEW STANDARD 318F-04.

	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.1142	0.1220	2.90	3.10	
В	0.0512	0.0669	1.30	1.70	
С	0.0354	0.0433	0.90	1.10	
D	0.0098	0.0197	0.25	0.50	
G	0.0335	0.0413	0.85	1.05	
н	0.0005	0.0040	0.013	0.100	
J	0.0040	0.0102	0.10	0.26	
Κ	0.0079	0.0236	0.20	0.60	
L	0.0493	0.0649	1.25	1.65	
М	0 °	10 °	0 °	10°	
S	0.0985	0.1181	2.50	3.00	

STYLE 7: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1

RECOMMENDED FOOTPRINT



SMALLBLOCK is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product caet a stuation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persors, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persors, and reasonable attorney fees arising in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.