

# DATA SHEET



**P82B96**

Dual bi-directional bus buffer


Product data

Supersedes data of 2003 Apr 02

2004 Mar 26

# Dual bi-directional bus buffer

**P82B96**



## FEATURES

- Bi-directional data transfer of I<sup>2</sup>C-bus signals
- Isolates capacitance allowing 400 pF on Sx/Sy side and 4000 pF on Tx/Ty side
- Tx/Ty outputs have 60 mA sink capability for driving low impedance or high capacitive buses
- 400 kHz operation over at least 20 meters of wire (see AN10148)
- Supply voltage range of 2 V to 15 V with I<sup>2</sup>C logic levels on Sx/Sy side independent of supply voltage
- Splits I<sup>2</sup>C signal into pairs of forward/reverse Tx/Rx, Ty/Ry signals for interface with opto-electrical isolators and similar devices that need uni-directional input and output signal paths.
- Low power supply current
- ESD protection exceeds 3500 V HBM per JESD22-A114, 250 V DIP package / 400 V SO package MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up free (bipolar process with no latching structures)
- Packages offered: DIP, SO, and TSSOP

## TYPICAL APPLICATIONS

- Interface between I<sup>2</sup>C buses operating at different logic levels (e.g., 5 V and 3 V or 15 V)
- Interface between I<sup>2</sup>C and SMB (350  $\mu$ A) bus standard.
- Simple conversion of I<sup>2</sup>C SDA or SCL signals to multi-drop differential bus hardware, e.g., via compatible PCA82C250.
- Interfaces with Opto-couplers to provide Opto isolation between I<sup>2</sup>C-bus nodes up to 400 kHz.

## DESCRIPTION


The P82B96 is a bipolar IC that creates a non-latching, bi-directional, logic interface between the normal I<sup>2</sup>C-bus and a range of other bus configurations. It can interface I<sup>2</sup>C-bus logic signals to similar buses having different voltage and current levels.

For example it can interface to the 350  $\mu$ A SMB bus, to 3.3 V logic devices, and to 15 V levels and/or low impedance lines to improve noise immunity on longer bus lengths.

It achieves this interface without any restrictions on the normal I<sup>2</sup>C protocols or clock speed. The IC adds minimal loading to the I<sup>2</sup>C node, and loadings of the new bus or remote I<sup>2</sup>C nodes are not transmitted or transformed to the local node. Restrictions on the number of I<sup>2</sup>C devices in a system, or the physical separation between them, are virtually eliminated. Transmitting SDA/SCL signals via balanced transmission lines (twisted pairs) or with galvanic isolation (opto-coupling) is simple because separate directional Tx and Rx signals are provided. The Tx and Rx signals may be directly connected, without causing latching, to provide an alternative bi-directional signal line with I<sup>2</sup>C properties.

## PIN CONFIGURATIONS

8-pin dual in-line, SO, TSSOP



## PINNING

SYMBOL	PIN	DESCRIPTION
Sx	1	I <sup>2</sup> C-bus (SDA or SCL)
Rx	2	Receive signal
Tx	3	Transmit signal
GND	4	Negative Supply
Ty	5	Transmit signal
Ry	6	Receive signal
Sy	7	I <sup>2</sup> C-bus (SDA or SCL)
V <sub>CC</sub>	8	Positive supply

## SPECIAL NOTE:

Two or more Sx or Sy I/Os must not be interconnected. The P82B96 design does not support this configuration. Bi-directional I<sup>2</sup>C signals do not allow any direction control pin so, instead, slightly different logic low voltage levels are used at Sx/Sy to avoid latching of this buffer. A "regular I<sup>2</sup>C low" applied at the Rx/Ry of a P82B96 will be propagated to Sx/Sy as a "buffered low" with a slightly higher voltage level. If this special "buffered low" is applied to the Sx/Sy of another P82B96 that second P82B96 will not recognize it as a "regular I<sup>2</sup>C-bus low" and will not propagate it to its Tx/Ty output. The Sx/Sy side of P82B96 may not be connected to similar buffers that rely on special logic thresholds for their operation, for example PCA9511, PCA9515, or PCA9518. The Sx/Sy side is only intended for, and compatible with, the normal I<sup>2</sup>C logic voltage levels of I<sup>2</sup>C master and slave chips—or even Tx/Rx signals of a second P82B96 if required. The Tx/Rx and Ty/Ry I/O pins use the standard I<sup>2</sup>C logic voltage levels of all I<sup>2</sup>C parts. There are NO restrictions on the interconnection of the Tx/Rx and Ty/Ry I/O pins to other P82B96s, for example in a star or multi-point configuration with the Tx/Rx and Ty/Ry I/O pins on the common bus and the Sx/Sy side connected to the line card slave devices. For more details see *Application Note AN255*.

# Dual bi-directional bus buffer

P82B96


## ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
8-pin plastic dual In-line package	−40 °C to +85 °C	P82B96PN	P82B96PN	SOT97-1
8-pin plastic small outline package	−40 °C to +85 °C	P82B96TD	P82B96T	SOT96-1
8-pin plastic thin shrink small outline package	−40 °C to +85 °C	P82B96DP	82B96	SOT505-1

### NOTE:

1. Standard packing quantities and other packaging data are available at [www.philipslogic.com/packaging](http://www.philipslogic.com/packaging).

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

The P82B96 has two identical buffers allowing buffering of both of the I²C (SDA and SCL) signals. Each buffer is made up of two logic signal paths, a forward path from the I²C interface pin which drives the buffered bus, and a reverse signal path from the buffered bus input to drive the I²C-bus interface.

Thus these paths are:

1. Sense the voltage state of the I²C pin Sx (or Sy) and transmit this state to the pin Tx (Ty resp.), and
2. Sense the state of the pin Rx (Ry) and pull the I²C pin LOW whenever Rx (Ry) is LOW.

The rest of this discussion will address only the “x” side of the buffer: the “y” side is identical.

The I²C pin (Sx) is designed to interface with a normal I²C-bus.

The logic threshold voltage levels on the I²C-bus are independent of the IC supply V<sub>CC</sub>. The maximum I²C-bus supply voltage is 15 V and the guaranteed static sink current is 3 mA.

The logic level of Rx is determined from the power supply voltage V<sub>CC</sub> of the chip. Logic LOW is below 42 % of V<sub>CC</sub>, and logic HIGH is above 58 % of V<sub>CC</sub>: with a typical switching threshold of half V<sub>CC</sub>.

Tx is an open collector output without ESD protection diodes to V<sub>CC</sub>. It may be connected via a pull-up resistor to a supply voltage in excess of V<sub>CC</sub>, as long as the 15 V rating is not exceeded. It has a larger current sinking capability than a normal I²C device, being able to sink a static current of greater than 30 mA, and typical 100 mA dynamic pull-down capability as well.

A logic LOW is only transmitted to Tx when the voltage at the I²C pin (Sx) is below 0.6 V. A logic LOW at Rx will cause the I²C-bus (Sx) to be pulled to a logic LOW level in accordance with I²C requirements (max. 1.5 V in 5 V applications) but not low enough to be looped back to the Tx output and cause the buffer to latch LOW.

The minimum LOW level this chip can achieve on the I²C-bus by a LOW at Rx is typically 0.8 V.

If the supply voltage V<sub>CC</sub> fails, then neither the I²C nor the Tx output will be held LOW. Their open collector configuration allows them to be pulled up to the rated maximum of 15 V even without V<sub>CC</sub> present. The input configuration on Sx and Rx also present no loading of external signals even when V<sub>CC</sub> is not present.

The effective input capacitance of any signal pin, measured by its effect on bus rise times, is less than 7 pF for all bus voltages and supply voltages including V<sub>CC</sub> = 0 V.

## Dual bi-directional bus buffer

P82B96

## MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages with respect to pin GND (pin 4).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{CC}$ to GND	Supply voltage range $V_{CC}$	-0.3	+18	V
$V_{bus}$	Voltage range on I <sup>2</sup> C Bus, SDA or SCL	-0.3	+18	V
$V_{Tx}$	Voltage range on buffered output	-0.3	+18	V
$V_{Rx}$	Voltage range on receive input	-0.3	+18	V
$I$	DC current (any pin)	—	250	mA
$R_{tot}$	Power dissipation	—	300	mW
$T_{stg}$	Storage temperature range	-55	+125	°C
$T_{amb}$	Operating ambient temperature range	-40	+85	°C

## CHARACTERISTICS

At  $T_{amb} = 25\text{ °C}$ ; Voltages are specified with respect to GND with  $V_{CC} = 5\text{ V}$  unless otherwise stated.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Power Supply</b>						
$V_{CC}$	Supply voltage (operating)		2.0	—	15	V
$I_{CC}$	Supply current, buses HIGH		—	0.9	1.8	mA
$I_{CC}$	Supply current at $V_{CC} = 15\text{ V}$ , buses HIGH		—	1.1	2.5	mA
$I_{CC}$	Additional supply current per Tx or Ty LOW		—	1.7	3.5	mA
<b>Bus pull-up (load) voltages and currents</b>						
$V_{Sx}, V_{Sy}$	Maximum input/output voltage level	Open collector; I <sup>2</sup> C-bus and $V_{Rx}, V_{Ry} = \text{HIGH}$	—	—	15	V
$I_{Sx}, I_{Sy}$	Static output loading on I <sup>2</sup> C-bus (Note 1)	$V_{Sx}, V_{Sy} = 1.0\text{ V}$ ; $V_{Rx}, V_{Ry} = \text{LOW}$	0.2	—	3	mA
$I_{Sx}, I_{Sy}$	Dynamic output sink capability on I <sup>2</sup> C-bus	$V_{Sx}, V_{Sy} > 2\text{ V}$ ; $V_{Rx}, V_{Ry} = \text{LOW}$	7	18	—	mA
$I_{Sx}, I_{Sy}$	Leakage current on I <sup>2</sup> C-bus	$V_{Sx}, V_{Sy} = 5\text{ V}$ ; $V_{Rx}, V_{Ry} = \text{HIGH}$	—	—	1	μA
$I_{Sx}, I_{Sy}$	Leakage current on I <sup>2</sup> C-bus	$V_{Sx}, V_{Sy} = 15\text{ V}$ ; $V_{Rx}, V_{Ry} = \text{HIGH}$	—	1	—	μA
$V_{Tx}, V_{Ty}$	Maximum output voltage level	Open collector	—	—	15	V
$I_{Tx}, I_{Ty}$	Static output loading on buffered bus	$V_{Tx}, V_{Ty} = 0.4\text{ V}$ ; $V_{Sx}, V_{Sy} = \text{LOW}$ on I <sup>2</sup> C-bus = 0.4 V	—	—	30	mA
$I_{Tx}, I_{Ty}$	Dynamic output sink capability, buffered bus	$V_{Tx}, V_{Ty} > 1\text{ V}$ ; $V_{Sx}, V_{Sy} = \text{LOW}$ on I <sup>2</sup> C-bus = 0.4 V	60	100	—	mA
$I_{Tx}, I_{Ty}$	Leakage current on buffered bus	$V_{Tx}, V_{Ty} = V_{CC} = 15\text{ V}$ ; $V_{Sx}, V_{Sy} = \text{HIGH}$	—	1	—	μA
<b>Input Currents</b>						
$I_{Sx}, I_{Sy}$	Input current from I <sup>2</sup> C-bus	bus LOW $V_{Rx}, V_{Ry} = \text{HIGH}$	—	-1	—	μA
$I_{Rx}, I_{Ry}$	Input current from buffered bus	bus LOW $V_{Rx}, V_{Ry} = 0.4\text{ V}$	—	-1	—	μA
$I_{Rx}, I_{Ry}$	Leakage current on buffered bus input	$V_{Rx}, V_{Ry} = V_{CC}$	—	1	—	μA
<b>Output Logic LOW Levels</b>						
$V_{Sx}, V_{Sy}$	Output logic level LOW, on normal I <sup>2</sup> C bus (Note 2)	$I_{Sx}, I_{Sy} = 3\text{ mA}$	0.8	0.88	1.0	V
$V_{Sx}, V_{Sy}$	Output logic level LOW, on normal I <sup>2</sup> C bus (Note 2)	$I_{Sx}, I_{Sy} = 0.2\text{ mA}$	670	730	790	mV
$dV_{Sx}/dT$ , $dV_{Sy}/dT$	Temperature coefficient of output LOW levels (Note 2)	$I_{Sx}, I_{Sy} = 0.2\text{ mA}$	—	-1.8	—	mV/K

## Dual bi-directional bus buffer

P82B96

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Input logic switching threshold voltages</b>						
$V_{SX}, V_{SY}$	Input logic voltage LOW (Note 3)	On normal I <sup>2</sup> C-bus	—	640	600	mV
$V_{SX}, V_{SY}$	Input logic level HIGH threshold (Note 3)	On normal I <sup>2</sup> C-bus	700	650	—	mV
$dV_{SX}/dT$ , $dV_{SY}/dT$	Temperature coefficient of input thresholds		—	–2	—	mV/K
$V_{RX}, V_{RY}$	Input logic HIGH level	Fraction of applied $V_{CC}$	0.58	—	—	V
$V_{RX}, V_{RY}$	Input threshold	Fraction of applied $V_{CC}$	—	0.5	—	V
$V_{RX}, V_{RY}$	Input logic LOW level	Fraction of applied $V_{CC}$	—	—	0.42	V
<b>Logic level threshold difference</b>						
$V_{SX}, V_{SY}$	Input/Output logic level difference (Note 1)	$V_{SX}$ output LOW at 0.2 mA – $V_{SX}$ input HIGH max	50	85	—	mV

**NOTES:**

1. The minimum value requirement for pull-up current, 200  $\mu$ A, guarantees that the minimum value for  $V_{SX}$  output LOW will always exceed the minimum  $V_{SX}$  input HIGH level to eliminate any possibility of latching. The specified difference is guaranteed by design within any IC. While the tolerances on absolute levels allow a small probability the LOW from one  $S_X$  output is recognized by an  $S_X$  input of another P82B96 this has no consequences for normal applications. In any design the  $S_X$  pins of different ICs should never be linked because the resulting system would be very susceptible to induced noise and would not support all I<sup>2</sup>C operating modes.
2. The output logic LOW depends on the sink current. For scaling, see *Application Note AN255*.
3. The input logic threshold is independent of the supply voltage.

**CHARACTERISTICS**

At  $T_{amb} = 25^\circ\text{C}$ ; Voltages are specified with respect to GND with  $V_{CC} = 5\text{ V}$  unless otherwise stated.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Bus Release on <math>V_{CC}</math> Failure</b>						
$V_{SX}, V_{SY}$ , $V_{TX}, V_{TY}$	$V_{CC}$ voltage at which all buses are guaranteed to be released		—	—	1	V
$dV/dT$	Temperature coefficient of guaranteed release voltage		—	–4	—	mV/K
<b>Buffer response time</b>						
$T_{fall\ delay}$ $V_{SX}$ to $V_{TX}$ $V_{SY}$ to $V_{TY}$	Buffer time delay on FALLING input between $V_{SX}$ = input switching threshold, and $V_{TX}$ output falling 50%.	$R_{TX}$ pull-up = 160 $\Omega$ , no capacitive load, $V_{CC} = 5\text{ V}$	—	70	—	ns
$T_{rise\ delay}$ $V_{SX}$ to $V_{TX}$ $V_{SY}$ to $V_{TY}$	Buffer time delay on RISING input between $V_{SX}$ = input switching threshold, and $V_{TX}$ output reaching 50% $V_{CC}$	$R_{TX}$ pull-up = 160 $\Omega$ , no capacitive load, $V_{CC} = 5\text{ V}$	—	90	—	ns
$T_{fall\ delay}$ $V_{RX}$ to $V_{SX}$ $V_{RY}$ to $V_{SY}$	Buffer time delay on FALLING input between $V_{RX}$ = input switching threshold, and $V_{SX}$ output falling 50%.	$R_{SX}$ pull-up = 1500 $\Omega$ , no capacitive load, $V_{CC} = 5\text{ V}$	—	250	—	ns
$T_{rise\ delay}$ $V_{RX}$ to $V_{SX}$ $V_{RY}$ to $V_{SY}$	Buffer time delay on RISING input between $V_{RX}$ = input switching threshold, and $V_{SX}$ output reaching 50% $V_{CC}$	$R_{SX}$ pull-up = 1500 $\Omega$ , no capacitive load, $V_{CC} = 5\text{ V}$	—	270	—	ns
<b>Input capacitance</b>						
$C_{in}$	Effective input capacitance of any signal pin measured by incremental bus rise times		—	—	7	pF

**NOTES ON RESPONSE TIME**

- The fall-time of  $V_{TX}$  from 5 V to 2.5 V in the test is approximately 15 ns.  
The fall-time of  $V_{SX}$  from 5 V to 2.5 V in the test is approximately 50 ns.  
The rise-time of  $V_{TX}$  from 0 V to 2.5 V in the test is approximately 20 ns.  
The rise-time of  $V_{SX}$  from 0.9 V to 2.5 V in the test is approximately 70 ns.

# Dual bi-directional bus buffer

P82B96

## TYPICAL APPLICATIONS

See AN460 and AN255 for more application detail.




Figure 1. Interfacing an 'I2C' type of bus with different logic levels.




Figure 2. Galvanic isolation of I2C nodes via opto-couplers




Figure 3. Long distance I2C communications

## Dual bi-directional bus buffer

## P82B96




Figure 4. Extending a DCC bus

Figure 4 shows how a master I<sup>2</sup>C-bus can be protected against short circuits or failures in applications that involve plug/socket connections and long cables that may become damaged. A simple circuit is added to monitor the SDA bus and if its LOW time exceeds the design value then the master bus is disconnected. P82B96 will free all its I/Os if its supply is removed, so one option is to connect its V<sub>CC</sub> to the output of a logic gate from, say, the 74LVC family. The SDA and SCL lines could be timed and V<sub>CC</sub> disabled via the gate if one or other lines exceeds a design value of 'LOW' period as in Figure 28 of AN255. If the supply voltage of logic gates restricts the choice of V<sub>CC</sub> supply then the low-cost discrete circuit in Figure 4 can be used. If the SDA line is held LOW, the 100 nF capacitor will charge and the R<sub>y</sub> input will be pulled towards V<sub>CC</sub>. When it exceeds V<sub>CC</sub>/2 the R<sub>y</sub> input will set the S<sub>y</sub> input HIGH, which in practice means simply releasing it.

In this example the SCL line is made uni-directional by tying the R<sub>x</sub> pin to V<sub>CC</sub>. The state of the buffered SCL line cannot affect the master clock line which is allowed when clock-stretching is not required. It is simple to add an additional transistor or diode to control the R<sub>x</sub> input in the same way as R<sub>y</sub> when necessary. The +V cable drive can be any voltage up to 15 V and the bus may be run at a lower impedance by selecting pull-up resistors for a static sink current up to 30 mA. V<sub>CC1</sub> and V<sub>CC2</sub> may be chosen to suit the connected devices. Because DDC uses relatively low speeds (<100 kHz), the cable length is not restricted to 20 m by the I<sup>2</sup>C signalling, but it may be limited by the video signalling.

Figure 5 shows that P82B96 can achieve high clock rates over long cables. While calculating with lumped wiring capacitance yields reasonable approximations to actual timing, even 25 meters of cable

is better treated using transmission line theory. Flat ribbon cables connected as shown, with the bus signals on the outer edge, will have a characteristic impedance in the range 100 – 200 Ω. For simplicity they cannot be terminated in their characteristic impedance but a practical compromise is to use the minimum pull-up allowed for P82B96 and place half this termination at each end of the cable. When each pull-up is below 330 Ω, the rising edge waveforms have their first voltage 'step' level above the logic threshold at Rx and cable timing calculations can be based on the fast rise/fall times of resistive loading plus simple one-way propagation delays. When the pull-up is larger, but below 750 Ω, the threshold at Rx will be crossed after one signal reflection. So at the sending end it is crossed after 2 times the one-way propagation delay and at the receiving end after 3 times that propagation delay. For flat cables with partial plastic dielectric insulation (by using outer cores) the one-way propagation delays will be about 5 ns/meter. The 10% to 90% rise and fall times on the cable will be between 20 ns and 50 ns, so their delay contributions are small. There will be ringing on falling edges that can be damped, if required, using Schottky diodes as shown.

When the Master SCL HIGH and LOW periods can be programmed separately, e.g. using control registers I2SCLH and I2SCLL of 89LPC932, the timings can allow for bus delays. The LOW period should be programmed to achieve the minimum 1300 ns plus the net delay in the slave's response data signal caused by bus and buffer delays. The longest data delay is the sum of the delay of the falling edge of SCL from master to slave and the delay of the rising edge of SDA from slave data to master. Because the buffer will 'stretch' the programmed SCL LOW period, the actual SCL

su01785

Dual bi-directional bus buffer

P82B96

frequency will be lower than calculated from the programmed clock periods. In the example for 25 meters the clock is stretched 400 ns, the falling edge of SCL is delayed 490 ns and the SDA rising edge is delayed 570 ns. The required additional LOW period is  $(490 + 570) = 1060$  ns and the I<sup>2</sup>C-bus specifications already include an allowance for a worst case bus risetime 0 to 70% of 425 ns. (The bus risetime can be 300 ns 30% to 70%, which means it can be 425 ns 0–70%. The 25-meter cable delay times as quoted already include all rise/fall times.) Therefore, the micro only needs to be programmed with an additional  $(1060 - 400 - 425) = 235$  ns, making a total programmed LOW period 1535 ns. The programmed LOW will be stretched by 400 ns to yield an actual bus LOW time of 1935 ns, which, allowing the minimum HIGH period of 600 ns, yields a cycle period of 2535 ns or 394 kHz.

Note that in both the 100-meter and 250-meter examples the capacitive loading on the I<sup>2</sup>C-buses at each end is within the maximum allowed Standard mode loading of 400 pF, but exceeds the Fast mode limit. This is an example of a 'hybrid' mode because it relies on the response delays of Fast mode parts but uses (allowable) Standard mode bus loadings with rise times that contribute significantly to the system delays. The cables cause large propagation delays so these systems need to operate well below the 400 kHz limit but illustrate how they can still exceed the 100 kHz limit provided all parts are capable of Fast mode operation. The fastest example illustrates how the 400 kHz limit can be exceeded provided master and slave parts have delay specifications smaller than the maximum allowed. Many Philips slaves have delays shorter than 600 ns, but none have that guaranteed.




Figure 5. Driving ribbon or flat telephone cables

EXAMPLES OF BUS CAPABILITY (refer to Figure 5)

+V <sub>CC1</sub>	+V CABLE	+V <sub>CC2</sub>	R1	R2	C2 (pF)	CABLE LENGTH	CABLE CAPACITANCE	CABLE DELAY	SET MASTER NOMINAL SCL		EFFECTIVE BUS CLOCK SPEED	MAXIMUM SLAVE RESPONSE DELAY
									HIGH PERIOD	LOW PERIOD		
5 V	12 V	5 V	750	2.2 k	400	250 m	Not applicable (delay based)	1.25 µs	600 ns	4000 ns	120 kHz	Normal spec. 400 kHz parts
5 V	12 V	5 V	750	2.2 k	220	100 m	Not applicable (delay based)	500 ns	600 ns	2600 ns	185 kHz	Normal spec. 400 kHz parts
3.3 V	5 V	3.3 V	330	1 k	220	25 m	1 nF	125 ns	600 ns	1500 ns	390 kHz	Normal spec. 400 kHz parts
3.3 V	5 V	3.3 V	330	1 k	100	3 m	120 pF	15 ns	600 ns	1000 ns	500 kHz	600 ns



# Dual bi-directional bus buffer

# P82B96

## CALCULATING SYSTEM DELAYS AND BUS CLOCK FREQUENCY FOR A FAST MODE SYSTEM




Figure 6.




Figure 7.

## Dual bi-directional bus buffer

## P82B96




Figure 8.

Figures 6, 7, and 8 show the P82B96 used to drive extended bus wiring, with relatively large capacitance, linking two Fast mode I<sup>2</sup>C-bus nodes. It includes simplified expressions for making the relevant timing calculations for 3.3/5 V operation. Because the buffers and the wiring introduce timing delays, it may be necessary to decrease the nominal SCL frequency below 400 kHz. In most cases the actual bus frequency will be lower than the nominal Master timing due to bit-wise stretching of the clock periods.

The delay factors involved in calculation of the allowed bus speed are:

- A) The propagation delay of the Master signal through the buffers and wiring to the Slave. The important delay is that of the falling edge of SCL because this edge 'requests' the data or Acknowledge from a Slave.
- B) The effective stretching of the nominal LOW period of SCL at the Master caused by the buffer and bus rise times
- C) The propagation delay of the Slave's response signal through the buffers and wiring back to the Master. The important delay is that of a rising edge in the SDA signal. Rising edges are always slower and are therefore delayed by a longer time than falling edges. (The rising edges are limited by the passive pull-up while falling edges are actively driven)

The timing requirement in any I<sup>2</sup>C system is that a Slave's data response (which is provided in response to a falling edge of SCL) must be received at the Master before the end of the corresponding low period of SCL as appears on the bus wiring at the Master. Since all Slaves will, as a minimum, satisfy the worst case timing requirements of a 400 kHz part, they must provide their response within the minimum allowed clock LOW period of 1300 ns. Therefore in systems that introduce additional delays it is only necessary to

extend that minimum clock low period by any "effective" delay of the Slave's response. The effective delay of the slaves response = total delays in SCL falling edge from the Master reaching the Slave (A) – the effective delay (stretch) of the SCL rising edge (B) + total delays in the Slave's response data, carried on SDA, reaching the Master (C).

The Master microcontroller should be programmed to produce a nominal SCL LOW period =  $(1300 + A - B + C)$  ns, and should be programmed to produce the nominal minimum SCL HIGH period of 600 ns. Then a check should be made to ensure the cycle time is not shorter than the minimum 2500 ns. If found necessary, just increase either clock period.

Due to clock stretching, the SCL cycle time will always be longer than  $(600 + 1300 + A + C)$  ns.

Example:

The Master bus has an  $R_mC_m$  product of 100 ns and  $V_{CCM} = 5$  V.

The buffered bus has a capacitance of 1 nF and a pull-up resistor of 160 ohms to 5 V giving an  $R_bC_b$  product of 160 ns. The Slave bus also has an  $R_sC_s$  product of 100 ns.

The microcontroller LOW period should be programmed to  $\geq (1300 + 372.5 - 482 + 472)$  ns, that is  $\geq 1662.5$  ns.

Its HIGH period may be programmed to the minimum 600 ns.

The nominal microcontroller clock period will be  $\geq (1662.5 + 600)$  ns = 2262.5 ns, equivalent to a frequency of 442 kHz.

The actual bus clock period, including the 482 ns clock stretch effect, will be below (nominal + stretch) =  $(2262.5 + 482)$  ns or  $\geq 2745$  ns, equivalent to an allowable frequency of 364 kHz.

Dual bi-directional bus buffer

P82B96




Figure 9. I<sup>2</sup>C multi-point applications




Figure 10. Propagation Sx to Tx — Sx pull-up to 5V, Tx pull-up to V<sub>CC</sub> = 10 V





Figure 11. Propagation Rx to Sx — Sx pull-up to 5V, Rx pull-up to V<sub>CC</sub> = 10 V

Dual bi-directional bus buffer

P82B96

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT96-1	076E03	MS-012				99-12-27 03-02-18

Dual bi-directional bus buffer

P82B96

DIP8: plastic dual in-line package; 8 leads (300 mil)

SOT97-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.14	0.53 0.38	1.07 0.89	0.36 0.23	9.8 9.2	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	1.15
inches	0.17	0.02	0.13	0.068 0.045	0.021 0.015	0.042 0.035	0.014 0.009	0.39 0.36	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.045

**Note**  
1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT97-1	050G01	MO-001	SC-504-8			99-12-27 03-02-13

Dual bi-directional bus buffer

P82B96

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm

SOT505-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.45 0.25	0.28 0.15	3.1 2.9	3.1 2.9	0.65	5.1 4.7	0.94	0.7 0.4	0.1	0.1	0.1	0.70 0.35	6° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT505-1						-99-04-09- 03-02-18

## Dual bi-directional bus buffer

P82B96

## REVISION HISTORY

Rev	Date	Description
_4	20040326	<p><b>Product data (9397 750 12932). Supersedes data of 2003 Apr 02 (9397 750 11351).</b></p> <p>Modifications:</p> <ul style="list-style-type: none"> <li>• Page 2: <ul style="list-style-type: none"> <li>– Features section re-written.</li> <li>– Add “TSSOP” to heading for pin configurations</li> </ul> </li> <li>• Page 3, Ordering information table: correct description of TSSOP8 package.</li> <li>• Page 5, (continued) Characteristics table, Note 1, <ul style="list-style-type: none"> <li>– third sentence: from “... the LOW from <b>on</b> S<sub>X</sub> output ...” to “... the LOW from <b>one</b> S<sub>X</sub> output ...”</li> <li>– fourth sentence: from “In any design the S<sub>X</sub> pins of different ICs because the resulting ...” to “In any design the S<sub>X</sub> pins of different ICs <b>should never be linked</b> because the resulting ...”</li> </ul> </li> <li>• Figure 4: Change 2 transistors to bipolar type. Add dashed line between V<sub>CC1</sub> and V<sub>CC</sub>, and between V<sub>CC2</sub> and V<sub>CC</sub> to indicate optional/allowed links.</li> <li>• Figure 5: Add dashed line between V<sub>CC1</sub> and V<sub>CC</sub>, and between V<sub>CC2</sub> and V<sub>CC</sub> to indicate optional/allowed links.</li> <li>• Page 8, table “Examples of bus capability”: <ul style="list-style-type: none"> <li>– cable capacitance 1 nF: change LOW period from “1600 ns” to “1500 ns” change Effective bus clock speed from “380 kHz” to “390 kHz”</li> <li>– change cable capacitance “120 nF” to “120 pF”</li> </ul> </li> <li>• Add title “Calculating system delays and bus clock frequency for a Fast mode system” on page 9.</li> <li>• Add V<sub>CCB</sub> label to Figures 6, 7 and 8.</li> <li>• Page 10, “Example:” paragraphs 3, 5 and 6: values corrected in equations.</li> <li>• Add signal names to Figure 9.</li> <li>• Add package outline drawing SOT505-1.</li> </ul>
_3	20030402	<p><b>Product data (9397 750 11351); ECN 853-2241 29602 dated 28 February 2003.</b></p> <p><b>Supersedes data of 2003 Jan 22 (9397 750 11093)</b></p>
_2	20030226	<p><b>Product data (9397 750 11093); ECN 853-2241 29410 of 22 January 2003;</b></p> <p><b>supersedes data of 2001 Mar 06 (9397 750 08122)</b></p>
_1	20010306	<p><b>Product data (9397 750 08122); ECN 853-2241 25758 of 2001 Mar 06.</b></p>

## Dual bi-directional bus buffer

P82B96



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

## Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

For additional information please visit

<http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

[sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

© Koninklijke Philips Electronics N.V. 2004  
All rights reserved. Printed in U.S.A.

Date of release: 03-04

Document order number:

9397 750 12932

*Let's make things better.*