

NIKO-SEM
**P-Channel Logic Level Enhancement
Mode Field Effect Transistor (Preliminary)**
**PA102FM
SOT-23**







Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -2A$		16		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -6V, f = 1MHz$		430		pF
Output Capacitance	C_{oss}			235		
Reverse Transfer Capacitance	C_{rss}			95		
Total Gate Charge ²	Q_g	$V_{DS} = 0.5V_{(BR)DSS}, V_{GS} = -4.5V,$ $I_D = -2A$		7.6	10	nC
Gate-Source Charge ²	Q_{gs}			3.2		
Gate-Drain Charge ²	Q_{gd}			2		
Turn-On Delay Time ²	$t_{d(on)}$	$V_{DD} = -10V$ $I_D \equiv -1A, V_{GS} = -4.5V, R_G = 6$		11	22	nS
Rise Time ²	t_r			32	55	
Turn-Off Delay Time ²	$t_{d(off)}$			38	68	
Fall Time ²	t_f			32	55	
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^{\circ}C$)						
Continuous Current	I_S				-1.6	A
Pulsed Current ³	I_{SM}				-3	
Forward Voltage ¹	V_{SD}	$I_F = -1A, V_{GS} = 0V$			-1.2	V



¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.




³Pulse width limited by maximum junction temperature.

REMARK: THE PRODUCT MARKED WITH "21YWW", DATE CODE or LOT #

NIKO-SEM**P-Channel Logic Level Enhancement
Mode Field Effect Transistor (Preliminary)****PA102FM
SOT-23**

NIKO-SEM**P-Channel Logic Level Enhancement
Mode Field Effect Transistor (Preliminary)****PA102FM
SOT-23**

Body Diode Forward Voltage Variation with Source Current and Temperature



NIKO-SEM**P-Channel Logic Level Enhancement
Mode Field Effect Transistor (Preliminary)****PA102FM
SOT-23****SOT-23 (M3) MECHANICAL DATA**

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	0.85		1.15	H	0.1	0.15	0.25
B	2.4		3	I	0.37		
C	1.4	1.6	1.8	J			
D	2.7	2.9	3.1	K			
E	1	1.1	1.3	L			
F	0		0.1	M			
G	0.35		0.5	N			

