

# **PBL 3762 Subscriber Line** Interface Circuit

## Description

The PBL 3762 Subscriber Line Interface Circuit (SLIC) is a bipolar integrated circuit in 75 V technology which replaces the conventional transformer based analog line interface circuit in PABX and other telecommunications equipment with a modern, compact solid state design. Not only is required PCB area reduced, but lesser component weight and height result as well. The PBL 3762 has been optimized for low cost and to require only a minimum of external components.

The PBL 3762 programmable, resistive battery feed system can operate with battery supply voltages down to 24 V to reduce line card power dissipation.

The SLIC incorporates loop current, ground key and ring trip detection functions as well as a ring relay driver.

Two- to four-wire and four- to two-wire voice frequency (vf) signal conversion is accomplished by the SLIC in conjunction with either a conventional CODEC/filter or with a programmable CODEC/filter (e.g. SLAC, SiCoFi, Combo II). The programmable CODEC/filter option provides for flexible line card designs with features such as transmit and receive gains, hybrid balance and two-wire impedance adjustable by the system controller. In the conventional CODEC/filter implementation the two-wire impedance is set by a simple external network.


Longitudinal line voltages are suppressed by a feedback loop in the SLIC. Longitudinal balance specifications exceed FCC and EIA requirements.


The PBL 3762 package is 22-pin, dual-in-line; 28-pin, j-leaded chip carrier; or 32-pin, ceramic leadless chip carrier.

Refer to Ericsson Components AB family of central office SLICs for applications requiring additional functions.

## **Key Features**

- · Battery feed characteristics programmable via external resistors; feed characteristics independent of SLIC battery supply variations
- Battery supply voltage as low as 24 V for power efficient line card designs
- Ring relay driver
- Loop current, ground key and ring trip detection functions
- Programmable loop current detector threshold
- · Hybrid function with all types of CODEC/filter devices
- · Programmable line terminating impedance, complex or real
- · On-hook transmission
- · Longitudinal balance specifications in excess of FCC and EIA requirements
- Low 21 mW on-hook power dissipation
- Tip-ring open circuit state
- -40°C to +85°C ambient temperature range







## **Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Temperature, Humidity				
Storage temperature range	T <sub>Stg</sub>	-60	+150	°C
Operating temperature range	T <sub>Case</sub>	-40	+110	°C
Operating junction temperature range	T,	-40	+140	°C
Storage humidity, Note 1	RH	5	95	% RH
Power supply, $-40^{\circ}\text{C} \le \text{T}_{\text{Amh}} \le 85^{\circ}\text{C}$				
V <sub>cc</sub> with respect to AGND	V <sub>cc</sub>	-0.5	7	V
V <sub>EE</sub> with respect to AGND	Vee	-7	0.5	V
V <sub>Bet</sub> with respect to BGND	V <sub>Bat</sub>	-70	0.5	٧
Power dissipation				
Continuous power dissipation at T <sub>Amb</sub> ≤ 70 °C	P <sub>D</sub>		1.5	W
Peak power dissipation at $T_{Amb} \le 70$ °C, t < 100 ms, $t_{Rep} > 1$ sec.	P <sub>DP</sub>		4	W
Ground				
Voltage between AGND and BGND	$V_{G}$	-0.3	0.3	V
Relay driver				
Ring relay supply voltage	V <sub>Ring</sub>	0	V <sub>Bat</sub> +75	٧
Ring relay current	Ring		50	mA
Ring trip comparator				
Input voltage	$V_{DT}, V_{DR}$	V <sub>Bat</sub>	0	٧
Input current	l <sub>DT</sub> , l <sub>DR</sub>	-5	5	mA
Digital inputs, outputs (C1, C2, E0, E1, DET)				
Input voltage	V <sub>ID</sub>	0	V <sub>cc</sub>	V
Output voltage (DET not active)	V <sub>op</sub>	0	V <sub>cc</sub>	٧
Output current (DET)	I <sub>oo</sub>	·	5	mA
TIPX and RINGX terminals, -40°C < T <sub>Amb</sub> < 85°C		-		
TIPX or RINGX voltage, continuous (referenced to AGND), Note 2	$V_{TA}, V_{RA}$	V <sub>Bat</sub>	2	٧
TIPX or RINGX, pulse < 10 ms, t <sub>Rep</sub> > 10 s, Note 2	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub> -20V	5	V
TIPX or RINGX, pulse < 1 μs, t <sub>Rep</sub> > 10 s, Note 2	V <sub>TA</sub> , V <sub>RA</sub>	V <sub>Bat</sub> -40V	10	٧
TIP or RING, pulse < 250 ns, t <sub>Rep</sub> > 10 s, Note 3	$V_{TA}$ , $V_{RA}$	V <sub>Bat</sub> -70V	15	V
TIPX or RINGX current	IDCMET		70	mĀ

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit
Case temperature	Case	-40	100	°C
V <sub>cc</sub> with respect to AGND	V <sub>cc</sub>	4.75	5.25	V
V <sub>EE</sub> with respect to AGND	V <sub>EE</sub>	-5.25	-4.75	V
V <sub>Bat</sub> with respect to BGND	V <sub>Bat</sub>	-58	-24	

## **Notes**

- 1. Applicable for ceramic package.
- 2. A diode in series with the  $V_{Bat}$  input increases the permitted continuous voltage and pulse < 10ms to -70V and pulse < 1 $\mu$ s to the greater of |-70V| or | $V_{Bat}$  40V|.
- 3.  $R_{F1}$ ,  $R_{F2} \ge 20 \Omega$  is also required. Pulse is supplied to TIP and RING outside  $R_{F1}$ ,  $R_{F2}$ .



## **Electrical Characteristics**

 $^{-40}$  °C  $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$  C,  $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{<}$   $^{>}$ 

Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Two-wire port						
Overload level, V <sub>TRO</sub>	1	$Z_L = 600 \Omega$ , 1% THD, Note 1	3.1			V <sub>Peak</sub>
Input impedance, Z <sub>TR</sub>	,	Note 2				Ω/wire
Longitudinal impedance, Z <sub>LT</sub> , Z <sub>LR</sub>		0 < f < 100 Hz		20	35	
Longitudinal current limit, I, T, I, B		active state			20	mA <sub>Peak</sub> /wire
Longitudinal day of the		stand-by state			5	mA <sub>Peak</sub> /wire
Longitudinal to metallic balance, B <sub>LM</sub>		IEEE standard 455-1985				
Longitudinal to motume 5 and 7 Em		0.2 kHz < f < 4.0 kHz				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	55	70		dB
Metallic to longitudinal balance, B <sub>M</sub>		FCC part 68, paragraph 68.310				
Metallic to longitudinal balance, -M		0.2 kHz < f < 1.0 kHz	60	65		dB
		1.0 kHz < f < 4.0 kHz	50	55		dB
Longitudinal to metallic balance, B <sub>LME</sub>		0.2 kHz < f < 4.0 kHz				
Longitudinal to metalile balanes, P <sub>LME</sub>		$B_{LME} = 20 \cdot Log \left  \frac{E_L}{V_{TR}} \right $				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	55	70		dB
Longitudinal to four-wire balance, B <sub>LFE</sub>	2	0.2 kHz < f < 4.0kHz				
•		$B_{LFE} = 20 \cdot Log \left  \frac{E_L}{V_{TX}} \right $				_
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	55	70		dB
Metallic to longitudinal balance, B <sub>MLE</sub>	3	0.2 kHz < f < 4.0kHz				
		$B_{MLE} = 20 \cdot Log \left  \frac{E_{TR}}{V_i} \right , E_{RX} = 0$				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	63	70		dB
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	55	55		dB

Figure 1. Overload level,  $V_{TRO}$ , two-wire port


$$\frac{1}{\omega C} << R_{_L}, \, R_{_L} = 600 \text{ ohms}$$


 $R_{\tau}$  = 600 kohms,  $R_{RK}$  = 300 kohms

Figure 2. Longitudinal to metallic ( $B_{\rm LME}$ ) and Longitudinal to four-wire ( $B_{\rm LFE}$ ) balance.

$$\frac{1}{\omega C}$$
 << 150 ohms,  $R_{_{LR}}$  =  $R_{_{LT}}$  = 300 ohms

 $R_{\tau} = 600$  kohms,  $R_{\rm RX} = 300$  kohms





## **PBL 3762**



Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Four-wire to longitudinal balance, B <sub>FLE</sub>	3	0.2 kHz < f < 4.0 kHz	50	55		dB
		$B_{FLE} = 20 \cdot Log \left  \frac{E_{RX}}{V_i} \right $				
		E <sub>TR</sub> source removed				
Two-wire return loss, r		$r = 20 \cdot \text{Log} \frac{ Z_{TR} + Z_L }{ Z_{TR} - Z_L }$				
		$Z_{TR} \approx Z_L = \text{nom. } 600 \Omega$				
		0.2  kHz < f < 0.5  kHz	25			dB
		0.5  kHz < f < 1.0  kHz	27			dB
		1.0 kHz < f < 3.4 kHz, Note 3	23			dB
TIPX idle voltage, V <sub>TI</sub>		active, I <sub>L</sub> = 0		- 4		٧
		stand-by, I = 0		0		V
RINGX idle voltage, V <sub>RI</sub>		active, I <sub>L</sub> = 0		- 24		٧
		stand-by, $I_L = 0$		- 28		٧
Four-wire transmit port (VTX)						
Overload level, V <sub>TXO</sub>	4	Load impedance > 20 kΩ,	3.1			V <sub>Peak</sub>
		1% THD, Note 4				, our
Output offset voltage, ΔV <sub>τx</sub>		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-25	±5	25	mV
		$-40^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 85^{\circ}\text{C}$	-40		30	mV
Output impedance, z <sub>TX</sub>		0.2 kHz < f < 3.4 kHz	•	<5	20	Ω
TIPX-RINGX metallic voltage to $V_{TX}$		0.3 kHz < f < 3.4 kHz				
voltage gain, G <sub>TX</sub>		$0^{\circ}\text{C} \le \text{T}_{Amb} \le 70^{\circ}\text{C}$	0.988	1.000	1.012	ratio
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	0.980	1.000	1.020	ratio
Four-wire receive port (RSN)						
Receive summing node (RSN) dc voltage		I <sub>RSN</sub> = 0 mA		0		٧
Receive summing node (RSN) impedance		0.2 kHz < f < 3.4 kHz			20	Ω
Receive summing node (RSN)		0.3 kHz < f < 3.4 kHz				
current (I <sub>RSN</sub> ) to metallic loop current (I <sub>M</sub> )		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	988	1000	1012	ratio
gain, G <sub>ex</sub>		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	980	1000	1020	ratio
Frequency response			- "			
Two-wire to four-wire, g <sub>2-4</sub>	5	0.3 kHz < f < 3.4 kHz				
-		relative to 0 dBm, 1.0 kHz. E <sub>BX</sub> = 0 V				
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-0.1	±0.03	0.1	dB
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	-0.2	±0.03	0.2	dB




Figure 3. Metallic to longitudinal and fourwire to longitudinal balance.

$$\frac{1}{\omega C}$$
 << 150 ohms, R<sub>LT</sub> = R<sub>LR</sub> = 300 ohms

$$R_{\rm T}$$
 = 600 kohms,  $R_{\rm BX}$  = 300 kohms




Figure 4. Overload level,  $V_{\tau \chi O'}$  four-wire transmit port.

$$\frac{1}{\omega C} << R_L, R_L = 600 \text{ ohms}$$

$$R_{\tau}$$
 = 600 kohms,  $R_{RX}$  = 300 kohms




Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Four-wire to two-wire, g <sub>4-2</sub>	5	0.3 kHz < f < 3.4 kHz				
041-Wile to two Wilo1 94-2		relative to 0 dBm, 1.0 kHz. $E_{G} = 0 \text{ V}$				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	-0.1	±0.03	0.1	dΒ
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	-0.2	±0.03	0.2	dB
our-wire to four-wire, g <sub>4-4</sub>	5	0.3 kHz < f < 3.4 kHz				
Odi-wile to loci wile, 94-4	-	relative to 0 dBm, 1.0 kHz. $E_G = 0 \text{ V}$				
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	-0.1	±0.03	0.1	dΒ
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	-0.2	±0.03	0.2	dB
nsertion loss						
Two-wire to four-wire, G <sub>2-4</sub>	5	0 dBm, 1.0 kHz, Note 5				
2-4		$G_{2-4} = 20 \cdot Log \left  \frac{V_{TX}}{V_{TR}} \right , E_{RX} = 0$				
		$0^{\circ}\text{C} \leq \text{T}_{\text{Amb}} \leq 70^{\circ}\text{C}$	-0.1	±0.03	0.1	dB
		-40°C≤T, ≤85°C	-0.2	±0.03	0.2	dB
Four-wire to two-wire, G <sub>4-2</sub>	5	-40°C ≤ T <sub>Amh</sub> ≤ 85°C 0 dBm, 1.0 kHz, Notes 5, 6		-		
		$G_{4-2} = 20 \cdot Log \left  \frac{V_{TR}}{E_{RX}} \right , E_G = 0$				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	-0.1	±0.03	0.1	dB
		$-40^{\circ}\text{C} \le T_{Amb} \le 85^{\circ}\text{C}$	-0.2	±0.03	0.2	dB
Gain tracking						
Two-wire to four-wire	5	Ref10 dBm, 1.0 kHz, Note 7			0.1	dB
		-40 dBm to +3 dBm	-0.1	±0.03	0.1 0.2	dB
		-55 dBm to -40 dBm	-0.2	±0.03	0.2	UD
Four-wire to two-wire	5	Ref10 dBm, 1.0 kHz, Note 8			0.1	٩D
		-40 dBm to +7 dBm	-0.1	±0.03	0.1	dB
		-55 dBm to -40 dBm	-0.2	±0.03	0.2	dB
Noise				7.5	8.9	dBrnC
Idle channel noise at two-wire		C-message weighting		-83	-81.6	dBmp
(TIPX-RINGX) or four-wire $(V_{TX})$ output		Psophometrical weighting Note 9		-03	-01.0	
Harmonic distortion						
Two-wire to four-wire		0 dBm, 1.0 kHz test signal		-65	-54 54	dB
Four-wire to two-wire		0.3 kHz < f < 3.4 kHz	·	-65	-54	dB
Battery feed characteristics			48	50	52	V
Apparent battery voltage			<del>48</del>	50	52	ratio
Feed resistance to programming			40	50	J <u>L</u>	rano
resistance conversion factor, K,						
$R_{\text{FEED}} = \frac{R_{\text{DC1}} + R_{\text{DC2}}}{K_{\text{A}}}$						
Stand-by state loop current, I <sub>L</sub> ,		$I_L = \frac{ V_{Ba}  - 3}{R_L + 1800} T_{Amb} = 25 ^{\circ}C$	0.80 • 1 <sub>L</sub>	Ļ	1.20 • I <sub>L</sub>	mA
tolerance range						

Figure 5. Frequency response, insertion loss, gain tracking.

$$\frac{1}{\omega}$$
 << R<sub>L</sub>, R<sub>L</sub> = 600 ohms  $\omega$ C

 $R_{\tau} = 600 \text{ kohms}, R_{RX} = 300 \text{ kohms}$ 





Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
Loop current detector						
Loop current detector conversion factor, K	2	$R_D = K_2/I_{LTH}$ , Note 10				
		$0^{\circ}C \leq T_{Amb} \leq 70^{\circ}C$	325	375	420	V
		-40°C ≤ T <sub>Amb</sub> ≤ 85°C	300	375	450	
Ground key detector						
I <sub>TIPX</sub> and I <sub>RINGX</sub> current difference, ΔI <sub>LON</sub> ,		$0^{\circ}\text{C} \le \text{T}_{Amb} \le 70^{\circ}\text{C}$	9	12	16	mA
to trigger the ground key detector		$-40^{\circ}$ C $\leq$ T <sub>Amb</sub> $\leq$ 85 $^{\circ}$ C	8	12	17	mA
I <sub>TIPX</sub> and I <sub>RINGX</sub> current difference, ΔI <sub>LOFF</sub> ,		0°C ≤ T <sub>Amb</sub> ≤ 70°C	4	7	11	mA
to return the triggered ground key		$-40^{\circ}\text{C} \le \text{T}_{Amb} \le 85^{\circ}\text{C}$	3	7	12	mA
detector to idle state		,				
Hysteresis, ΔI <sub>LTH</sub>		Δl <sub>LOn</sub> - Δl <sub>LOff</sub>	_	_		4
		$0^{\circ}C \le T_{Amb} \le 70^{\circ}C$	3	5	8	mA
		$-40^{\circ}\text{C} \le \text{T}_{\text{Amb}} \le 85^{\circ}\text{C}$	0	5	9	mA
Ring trip detector						
Offset voltage, V <sub>DTR</sub>		Source resistance, $R_S = 0 \Omega$	-20	0	20	mV
Input bias current, I <sub>B</sub>		$I_{B} = (I_{DT} + I_{DR})/2$	-500	-100		nA
Input resistance						116
unbalanced			1			MΩ
balanced			3			MΩ
Input common mode range, V <sub>DT</sub> , V <sub>DR</sub>			V <sub>Bat</sub>		-2	V
Ring relay driver						
Saturation voltage, V <sub>OL</sub>		I <sub>OL</sub> = 25 mA		1.0	1.5	
Off state leakage current, ILK		V <sub>OH</sub> = 12 V			10	μ <b>A</b>
Digital inputs (C1, C2, E0, E1)						
Input low voltage, V <sub>IL</sub>			0	-	0.8	V
Input high voltage, V <sub>IH</sub>			2.0		$V_{cc}$	V
Input low current, I <sub>IL</sub>		V <sub>IL</sub> = 0.4 V				
C1, C2			-200			μΑ
E0, E1			-100			μΑ
Input high current, I <sub>IH</sub>		V <sub>IH</sub> = 2.4 V			40	μΑ ,
Detector output (DET)						
Output low voltage, V <sub>OL</sub>		I <sub>OL</sub> = 2 mA			0.45	ν
Output high voltage, V <sub>OH</sub>		I <sub>OH</sub> = 100 μA	2.7			V
Internal pull-up resistor			10	15	20	kΩ
Power dissipation (V <sub>Bat</sub> = -28V)						
P,		Open circuit state, $C_1$ , $C_2 = 0$ , 0		14	23	mW
		Stand-by state,				
P <sub>2</sub>		$C_1, C_2 = 1, 1; on-hook$		21	30	mW
		Active state, $C_1$ , $C_2 = 0$ , 1				
$P_3$		On-hook, $R_L = \infty$ ohms		100	150	mW
P <sub>4</sub>		Off-hook, R <sub>L</sub> = 0 ohm		1.9	2.1	W
P <sub>5</sub>		Off-hook, R <sub>L</sub> = 300 ohms		0.7	0.9	W
$P_6$		Off-hook, R <sub>L</sub> = 600 ohms		0.4	0.6	
Temperature Guard						
Junction threshold temperature, $T_{\rm JG}$				150		°C
Power supply currents (V <sub>Bat</sub> = -48V)						
V <sub>cc</sub> current, I <sub>cc</sub>		Open circuit state		1.2	1.5	mA
V <sub>EE</sub> current, I <sub>EE</sub>		$C_2$ , $C_1 = 0$ , 0		0.5	8.0	mA
V <sub>Bat</sub> current, I <sub>Bat</sub>		On-hook		0.2	0.4	mA



Parameter	Ref fig	Conditions	Min	Тур	Max	Unit
V <sub>cc</sub> current, I <sub>cc</sub>		Stand-by state		1.4	1.7	mA
V <sub>EE</sub> current, l <sub>EE</sub>		$C_{2}, C_{1} = 1, 1$		0.5	0.8	mΑ
V <sub>Bat</sub> current, I <sub>Bat</sub>		On-hook		0.4	0.6	mΑ
V <sub>CC</sub> current, I <sub>CC</sub>		Active state		4.0	5.5	mA
V <sub>cc</sub> current, I <sub>cc</sub>		$C_{2}, C_{1} = 1, 0$		1.5	2.2	mΑ
V <sub>Bat</sub> current, I <sub>Bat</sub>		On-hook		2.6	3.9	mA
Power supply rejection ratios						
V <sub>cc</sub> to 2- or 4-wire port		Active State	48	50		dB
V <sub>EE</sub> to 2- or 4-wire port		C2, C1 = 1, 0	48	50		dΒ
V <sub>Bat</sub> to 2- or 4-wire port		50 Hz < f< 3400 Hz, V <sub>p</sub> = 100mV	48	50	_	dB

#### **Notes**

- The overload level is specified at the two-wire port with the signal source at the four-wire receive port.
- 2. The two-wire impedance is programmable by selection of external component values according to:

$$Z_{TRX} = Z_T / |G_{TX}G_{RX}|$$
 where:

- Z<sub>TRY</sub> = impedance between the TIPX and RINGX terminals
- $Z_T$  = programming network between the  $V_{TX}$  and RSN terminals
- $G_{rx}$  = transmit gain, nominally = 1
- G<sub>RX</sub> = receive current gain, nominally = -1000 (current defined as positive flowing into the receive summing node, RSN, and when flowing from tip to ring).
- 3. Higher return loss values can be achieved by adding a reactive component to  $R_{\rm T}$ , the two-wire terminating impedance programming resistance, e.g. by dividing  $R_{\rm T}$  into two equal halves and connecting a capacitor from the common point to ground. For  $R_{\rm T}=560$  kohms this capacitor would be approximately 30 pF. Increasing  $C_{\rm HP}$  to 0.033  $\mu F$  improves low frequency return loss.
- The overload level is specified at the four-wire transmit port, V<sub>TX</sub>, with the signal source at the two-wire port. Note that the gain from the two-wire port to the four-wire transmit port is G<sub>TX</sub> = 1.

- 5. Fuse resistors  $R_F$  impact the insertion loss as explained in the text, section Transmission. The specified insertion loss is for  $R_F = 0$ .
- The specified insertion loss tolerance does not include errors caused by external components.
- 7. The level is specified at the two-wire port.
- The level is specified at the four-wire receive port and referenced to a 600 ohm impedance level.
- The two-wire idle noise is specified with the port terminated in 600 ohms (R<sub>t</sub>) and with the four-wire receive port grounded (E<sub>RX</sub> = 0; see figure 5).
  - The four-wire idle noise at  $V_{TX}$  is specified with the two-wire port terminated in 600 ohms ( $R_t$ ). The noise specification is referenced to a 600 ohm impedance level at  $V_{TX}$ . The four-wire receive port is grounded ( $E_{RX}=0$ ).
- 10. The loop current value, at which the loop current detector changes state, is programmable by selecting the value of resistor  $R_D$ .  $R_D$  connects between pins RD (pin 2) and  $V_{EE}$  (pin 20). The programming resistor can be calculated as  $R_D = K_2/I_{LTH}$ , where  $K_2$  is the conversion factor and  $I_{LTH}$  is the loop current threshold. Numerical values for  $K_2$  are given in the table. For further information, refer to the section "Loop monitoring functions, Loop current detector."

## **Pin Descriptions**

Refer to figure 6. Note: All pin number references in the text and figures refer to the 22-pin DIP unless otherwise specified.

	_		,
DIP	PLCC	Symbol E	escription
1	21	HPT	Tip side of ac/dc separation capacitor $C_{\mu P}$ . Other end of $C_{\mu P}$ connects to pin 22, HPR.
2	22	RD	Off-hook detector programming resistor $R_{\rm D}$ in parallel with filter capacitor $C_{\rm D}$ connect from RD to $V_{\rm EE}$ .
3 4	23 25	DT DR	Inputs to the ring trip comparator. With DR more positive than DT the detector output, DET (pin 14), is at logic level low, indicating off-hook condition. The ring trip network connects to these two inputs.
5 6	27 28	TIPX RINGX	The TIPX and RINGX pins connect to the tip and ring leads of the two-wire, interface via overvoltage protection components and ring relay (and optional test relay).
7	2	BGND	Battery ground.
8	4	$V_{cc}$	+5V power supply.
9	5	RINGRLY	Ring relay driver output. Open collector. Sinks 50 mA to BGND. Must be protected by external inductive kick-back diode.



10	6	$V_{_{\mathrm{Bat}}}$	Battery supply voltage, -24V to -58V. Negative with respect to BGND (pin 7).
11	7	RSG	Saturation guard programming resistor, $R_{sa}$ , connects from this terminal to $V_{EE}$ (pin 20). Refer to section Battery feed for detailed information.
12	8	E1	TTL compatible enable input. Enables desired detector to be gated to the DET (pin 14) output. Refer to section Enable inputs for detailed information.
13	9	E0	TTL compatible enable input. Enables the DET (pin 14) output when set to logic level low and disables the DET output when set to logic level high. Refer to section Enable inputs for detailed information.
14	11	DET	Detector output. Inputs C1 (pin 16) and C2 (pin 15) together with enable inputs E0 (pin 13) and E1 (pin 12) select one of the three detectors to be connected to the $\overline{\rm DET}$ output. A logic low at the enabled $\overline{\rm DET}$ output indicates a triggered detector condition. The $\overline{\rm DET}$ output is open collector with internal pull-up resistor (approximately 15 kohms to $V_{\rm cc}$ (pin 8)).
15	12	C2	C1 and C2 are TTL compatible inputs controlling the SLIC operating states.
16	13	C1	Refer to section Control inputs for details.
17	14	RDC	Constant current feed is programmed by two resistors connected in series from this pin to the receive summing node (RSN, pin 19). The resistor junction point is decoupled to AGND to isolate the ac signal components.
18	15	AGND	Analog and digital ground. Analog ground is a quiet ground for vf signal processing circuits.
19	16	RSN	Receive summing node. 1 000 times the current (dc and ac) flowing into this pin equals the metallic (transversal) current flowing from RINGX (pin 6) to TIPX (pin 5). Programming networks for constant current feed, two- wire impedance and receive gain connect to the receive summing node.
20	18	$V_{\rm EE}$	-5V power supply.
21	19	V <sub>TX</sub>	Transmit vf output. The ac voltage difference between TIPX (pin 5) and RINGX (pin 6), the ac metallic voltage, is reproduced as an unbalanced AGND referenced signal at $V_{\tau x}$ with a gain of one. The two-wire impedance programming network connects between $V_{\tau x}$ and RSN (pin 19).
22	20	HPR	Ring side of ac/dc separation capacitor C <sub>HP</sub> . Other end of C <sub>HP</sub> capacitor connects to pin 1, HPT.
	3	N/C	Some of the pins marked N/C will be used for heat sinking and may be internally connected to V <sub>Bat</sub> . Contact
	10	N/C	the factory for further information before making external connections to these pins.
	17	N/C	
	24	N/C	TIDY and BINGY are internally connected to TIDY and BINGY respectively. TIDY and BINGY
	26 1	TIPX <sub>Sense</sub> RINGX <sub>Sense</sub>	TIPX <sub>Sense</sub> and RINGX <sub>Sense</sub> are internally connected to TIPX and RINGX respectively. TIPX <sub>Sense</sub> and RINGX <sub>Sense</sub> are used during manufacturing, but require no connections in SLIC applications, i.e. leave open.




Figure 6. Pin configuration. 28-pin j-leaded chip carrier and 22-pin dual-in line package, top view.



## **Functional Description and Applications Information**

#### **Transmission**

#### General

A simplified ac model of the transmission circuits is shown in figure 7. Circuit analysis yields:

$$V_{TR} = V_{TX} + I_{M} \cdot 2R_{F} \qquad (1)$$

$$\frac{V_{TX}}{Z_T} + \frac{V_{RX}}{\overline{Z}_{RX}} = \frac{I_M}{1000} \quad (2)$$

$$V_{TB} = E_G - I_M \cdot Z_L \tag{3}$$

#### where:

V<sub>TX</sub> is a ground referenced unity gain version of the ac metallic voltage between the TIPX and RINGX terminals.

 ${
m V}_{
m TR}$  is the ac metallic voltage between tip and ring.

E<sub>G</sub> is the line open circuit ac metallic voltage.

I<sub>M</sub> is the ac metallic current.

R is a fuse resistor.

ζ is the line impedance.

Z<sub>T</sub> determines the SLIC TIPX to RINGX impedance.

 $Z_{RX}$  controls four- to two-wire gain.  $V_{RX}$  is the analog ground referenced

receive signal.

#### Two-wire impedance

To calculate  $Z_{\rm TR}$ , the impedance presented to the two-wire line by the SLIC including the fuse resistors  $R_{\rm F}$ , let:

 $V_{RX} = 0$ . Then from (1) and (2):

$$Z_{TP} = Z_{T}/1000 + 2R_{F}$$

Thus with Z<sub>TR</sub> and R<sub>F</sub> known:

$$Z_{T} = 1000 \cdot (Z_{TR} - 2R_{F})$$

Example:

Calculate  $Z_T$  to make  $Z_{TR}$  = 900  $\Omega$  in series with 2.16  $\mu$ F.  $R_E$  = 20  $\Omega$ 

 $Z_{T} = 1000 \cdot (900 + \frac{1}{j\omega \cdot 2.16 \cdot 10^{-6}} - 2 \cdot 20)$ 

which yields:

 $Z_{\tau}$  = 860 k $\Omega$  in series with 2.16 nF.

### Two-wire to four-wire gain

From (1) and (2) with  $V_{RX} = 0$ :

$$G_{2.4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T/1000}{Z_T/1000 + 2R_F}$$

#### Four-wire to two-wire gain

From (1), (2) and (3) with  $E_G = 0$ :

$$G_{4.2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \cdot \frac{Z_L}{Z_T/1000 + 2R_F + Z_L}$$

For applications where  $Z_T/1000 + 2R_F$  is chosen to be equal to  $Z_L$  the expression for  $G_{A,2}$  simplifies to:

$$G_{4-2} = -\frac{Z_T}{Z_{RX}} \cdot \frac{1}{2}$$

#### Four-wire to four-wire gain

From (1), (2) and (3) with  $E_G = 0$ :

$$G_{_{4\cdot4}}\!=\!\frac{V_{_{TR}}}{V_{_{RX}}}\!=\!-\frac{Z_{_{T}}}{Z_{_{RX}}}\bullet\frac{Z_{_{L}}\!+\!2R_{_{F}}}{Z_{_{T}}/1000+2R_{_{F}}\!+\!Z_{_{L}}}$$

#### **Hybrid function**

The PBL 3762 SLIC forms a particularly flexible and compact line interface when used with a SLAC (Subscriber Line Audio Processing Circuit) or other programmable CODEC/filters. The SLAC allows for system controller adjustment of hybrid balance to accommodate different line impedances without change of hardware. In addition, the SLAC permits transmit and receive gain adjustments in 0.1 dB steps. Please, refer to SLAC or other programmable CODEC/filters data sheets for design information.

The hybrid function can also be implemented utilizing the uncommitted amplifier in conventional CODEC/filter combinations. Please, refer to figure 8. Via impedance  $Z_{\rm B}$  a current proportional

to  $V_{\rm RX}$  is injected into the summing node of the combination CODEC/filter amplifier. As can be seen from the expression for the four-wire to four-wire gain a voltage proportional to  $V_{\rm RX}$  is returned to  $V_{\rm TX}$ . This voltage is converted by  $R_{\rm TX}$  to a current flowing into the same summing node. These currents can be made to cancel by letting:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_{B}} = 0$$
  $(E_{G} = 0)$ 

The four-wire to four-wire gain,  $G_{4-4}$ , includes the required phase shift and thus the balance network  $Z_{\rm B}$  can be calculated from:

$$\begin{split} Z_B &= -R_{TX} \cdot \frac{V_{RX}}{V_{TX}} \\ &= R_{TX} \cdot \frac{Z_{RX}}{Z_T} \cdot \frac{Z_T/1000 + 2R_F + Z_L}{Z_L + 2R_F} \end{split}$$

Example: calculate R<sub>B</sub> for the line interface shown in figure 10.

$$R_{_{B}} = 20 \cdot 10^{3} \cdot \frac{634 \cdot 10^{3}}{562 \cdot 10^{3}} \cdot \frac{562 \cdot 10^{3} / 1000 + 2 \cdot 20 + 600}{600 + 2 \cdot 20}$$

= 42.37 kohms, i.e. standard value 42.2 kohms, 1%

## Longitudinal impedance

A feed back loop counteracts longitudinal voltages at the two-wire port by injecting longitudinal currents in opposing phase. Thus longitudinal disturbances will appear as longitudinal currents and the TIPX and RINGX




Figure 7. Simplified ac transmission circuit.

terminals will experience very small longitudinal voltage excursions, leaving metallic voltages well within the SLIC common mode range. This is accomplished by comparing the instantaneous two-wire longitudinal voltage to an internal longitudinal reference voltage, V<sub>LBias</sub>. As shown below, the SLIC appears as 20 ohms per wire to longitudinal disturbances. It should be noted that longitudinal currents may exceed the DC loop current without disturbing the vf transmission. Refer to figure 9.

Circuit analysis vields:

$$(V_L/2 + V_L/2)/R_{L} = I_L/1000$$

which reduces to  $R_{I,T} = R_{I,R} = V_I/I_L = 20$ ohms where:

 $R_{ij} = 20 \text{ kohms}$ 

 $R_{LT}^{LI} = R_{LR} = longitudinal resistance/wire$   $V_{L} = longitudinal voltage at TIPX, RINGX$ 

= longitudinal current

## Ac transmission circuit stability

To ensure stability of the feedback loop shown in block diagram form in figure 7 two compensation capacitors  $C_{\tau c}$ and C<sub>RC</sub> are required. Figure 10 includes these capacitors. Recommended value is

#### Ac - dc separation capacitor, C<sub>HP</sub>

The high pass filter capacitor connected between terminals 1 and 22 provides the separation between circuits sensing tip-ring dc conditions and circuits processing ac signals. A C<sub>HP</sub> value of 10 nF will position the low end frequency response 3dB break point at 48 Hz (f<sub>3dB</sub>) according to  $f_{3dB} = 1/(2 \cdot \pi \cdot R_{HP} \cdot C_{HP})$ whereR<sub>up</sub> ≈ 330 kohms.

## **Battery Feed**

The block diagram in figure 11 shows the PBL 3762 battery feed system.





Figure 8. Hybrid function.



resistive feed characteristic with an apparent battery voltage of 50 V. The apparent battery voltage is independent of the actual battery voltage, V<sub>Rat</sub>, connected to the SLIC. With the tip to ring dc voltage  $V_{TR}$ exceeding V<sub>SGRef</sub>, the feed characteristic changes to a nearly-constant voltage feed. This is to prevent the tip and ring drive amplifiers from distorting the ac

For a tip to ring dc voltage V<sub>TR</sub> less

than the saturation guard reference

voltage  $V_{\text{SGRef}}$ , the SLIC emulates a

signal as might have otherwise occurred due to insufficient voltage margin between V<sub>TR</sub> and V<sub>Bat</sub> (pin 10). Thus the SLIC automatically adjusts the tip to ring dc voltage V<sub>TP</sub> to the maximum safe value.

With the SLIC in the stand-by state  $(C_1, C_2 = 1,1)$  a high resistance feed characteristic is enabled.

The following text explains the three battery feed cases in more detail.

#### Case 1: SLIC in the active state; V<sub>TR</sub> < V<sub>SGRef</sub>.

In the active state  $C_1 = 0$  and  $C_2 = 1$ . In this operating state tip to ring voltages  $V_{TR}$  less than  $V_{SGRef}$  cause the block titled saturation guard (figure 11) to be disabled, i.e. its output is equal to zero. For this case circuit analysis yields:

$$V_{TR} = 50 \cdot \frac{R_L}{R_L + R_{DC}/50}$$
 or,  
$$I_L = \frac{50}{R_L + R_{Feed}}$$

where:

= the loop current

R<sub>i</sub> = the line resistance

 $R_{DC} = (= R_{DC1} + R_{DC2})$  the programming resistance which sets the equivalent feed resistance,  $R_{\text{Feed}} = R_{\text{DC}}/50$ 

V<sub>TR</sub> = the tip to ring dc metallic voltage

Note that for simplicity the fuse resistors R<sub>c</sub> have not been included.

For tip to ring voltages V<sub>TR</sub> less than V<sub>SGRef</sub> the PBL 3762 thus emulates a resistive battery feed with 50 V apparent battery and a feed resistance, R<sub>Feed</sub>, equal

Capacitor  $C_{DC}$  at the  $R_{DC1}$  -  $R_{DC2}$ common point removes vf signals from the battery feed control loop. Cpc is calculated according to:

$$C_{DC} = T \cdot (\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}})$$
, where T = 30ms






Figure 10. Single-channel subscriber line interface with PBL 3762 and combination CODEC/filter.




Figure 11 Battery feed (C. C = 1.0; active state)



Note that  $R_{DC1} = R_{DC2}$  yields minimum  $C_{DC}$  value. For this case the feed resistance programming resistors can be calculated from  $R_{DC1} = R_{DC2} = R_{Feed} \cdot 50$ , where  $R_{Feed}$  is the desired feed resistance.

#### Case 2: SLIC in the active state; V<sub>TR</sub> > V<sub>SGRef</sub>

In the active state  $C_1 = 0$  and  $C_2 = 1$ . The saturation guard reference voltage is user programmable according to:

$$V_{SGRef} = 15.5 + \frac{5 \cdot 10^5}{R_{SG}}$$

where:

R<sub>SG</sub> = saturation guard reference programming resistor in ohms.

V<sub>SGRef</sub> = saturation guard reference voltage in volts.

Once the dc metallic voltage,  $V_{TR}$ , exceeds the saturation guard reference voltage,  $V_{SGRe1}$ , the saturation guard becomes active and the following expression describes the battery feed characteristic:

$$V_{TR} = \ \frac{(20.4 + 4.29 \cdot 10^5/R_{SG}) \cdot R_L}{R_L + R_{DC}/350}$$

where  $R_{SG}$ ,  $R_L$  and  $V_{TR}$  have the same meaning as described above. The reduced apparent battery voltage limits the open circuit dc voltage to:

$$V_{TR} = 20.4 + \frac{4.29 \cdot 10^5}{R_{SG}}$$

The saturation guard ensures the line drive amplifiers of sufficient bias voltage at high R<sub>L</sub> values or even at open loop by limiting the tip-to-ring dc voltage. Without this function, distortion of the vf signal would result. Of interest for some applica-

tions is, that the saturation guard permits on-hook (open loop) transmission. The function of the saturation guard is user-programmable through R<sub>SG</sub>, which can be calculated from:

$$R_{SG} = \frac{4.29 \cdot 10^{5}}{(|V_{Bar}| - V_{Marger}) \cdot |F_{LMax} + (R_{DC1} + R_{DC2})/350|} -20.4$$

which for  $R_{LMax} \rightarrow \infty$  simplifies to:

$$R_{SG} = \frac{4.29 \cdot 10^5}{|V_{Bat}| - V_{Margin} - 20.4}$$

where

R<sub>LMax</sub> = maximum loop resistance in ohms

V<sub>TRMax</sub> = tip-to-ring dc voltage at maximum loop resistance in volts

 $\begin{array}{ll} V_{\text{Margin}} = & |V_{\text{Bat}}| - V_{\text{TRMax}} = 8V \text{ to allow} \\ & \text{distortion-free transmission of a} \\ & 3.1 V_{\text{Peak}} \text{ vf signal} \end{array}$ 

Note that at  $V_{Bat} = -28.4V$  and  $V_{Margin} = 8V$ ,  $R_{SG} \rightarrow \infty$ , i.e. the  $R_{SG}$  terminal can be left open. For higher battery voltages, e.g. -48V, a finite value  $R_{SG}$  must be calculated and installed or the tip-to-ring dc voltage would be limited to 20.4V, thus not yielding the expected loop resistance range.

In many applications a less than  $3.1V_{\rm Peak}$  maximum vf signal is satisfactory. In such applications,  $V_{\rm Margin}$  may be set to less than 8V in accordance with the diagram shown in figure 12. The maximum tip-to-ring dc voltage will consequently be somewhat greater and a correspondingly longer loop can be accommodated.




Figure 12 Overload level V as a function of V

#### Case 3: SLIC in the stand-by state.

In the stand-by state,  $C_1 = 1$  and  $C_2 = 1$ . With the SLIC operating in the stand-by, power saving state the tip and ring drive amplifiers are disconnected and a high resistance battery feed is engaged. The loop current can be calculated from:

$$I_{L} \approx \frac{|V_{Bat}| - 3 V}{\overline{R}_{L} + 1800 \Omega}$$

where:

| = loop current

R<sub>i</sub> = loop resistance

V<sub>Bat</sub> = battery supply voltage

Figure 14 illustrates three PBL 3762 battery feed curves. Note the knee where the saturation guard becomes active. The  $R_{SG}$  terminal is left open for these three curves, i.e.  $V_{SGRef}$  = 15.5 V.  $R_{SG}$  =  $\infty$  is selected for operation with -28 V <  $V_{Bat}$  < -24 V. For other  $V_{Bat}$  values the knee can be transported along the  $R_{L}$  axis by calculation of  $R_{SG}$  as described in the text.

Figure 16 illustrates the power dissipation advantage of PBL 3762 line feed with V<sub>Bat</sub> = -28 V over a conventional -48 V resistive feed.

## PBL 3762 battery feed in long loop applications

To feed a long loop, e.g. 2000 ohms, from a 50 V battery with a minimum of 16 mA to 18 mA demands a low feed resistance value. While the PBL 3762 is capable of meeting such requirements, two other parameters must be considered simultaneously: short loop SLIC power dissipation and vf signal amplitude at long loops


The short circuit SLIC power dissipation,  $P_{STot}$  caused by the loop current is  $P_{STot} = I_{LS} \cdot (V_{BAT} - I_{LS} \cdot 2R_F) + 0.1W$  where  $V_{Bat}$  is the battery voltage connected to the SLIC at pin 10 and  $R_F$  is the fuse resistance. 20  $\Omega$ .


$$I_{LS} = \frac{50}{(R_{DC1} + R_{DC2})/50 + 2R_F}$$


is the short circuit loop current and  $(R_{\rm DC1} + R_{\rm DC2})/50$  is the feed resistance.

Consult the power derating diagram, figure 13, to determine allowable safe dissipation. For extreme reliability requirements select 110°C maximum junction temperature and for normal requirements 140°C. Note that a short circuited loop is not a normal operating condition. The terminating equipment will












Figure 13. Power derating,

$$P = \begin{array}{c} T_{J} \cdot T_{Amb} \\ \hline \Theta_{JA} \end{array} \begin{array}{c} P = Power \\ T_{Amb} = Ambient Temperature \end{array}$$

Curve A:  $T_J = 110^{\circ}C$ , Junction Temperature

 $\Theta_{\rm JA} = 50^{\circ} {\rm C/W}$ , Junction-to-ambient Thermal Resistance

Curve B: T = 140°C, Junction Temperature

 $\Theta_{_{\rm JA}} = 50^{\circ} {\rm C/W}$ , Junction-to-ambient Thermal Resistance

Curve C: T = 140°C, Junction Temperature

Θ<sub>μ</sub> = 36.5°C/W, Junction-to-ambient Thermal Resistance (heatsink added to PBL 3762)

Figure 14. Examples of PBL 3762 loop feed.  $R_{SG} \rightarrow \infty$ ,  $V_{Bat} = -28V$ .

$$R_{L} < \text{Knee} : I_{L} = \frac{50}{R_{L} + R_{DC}/50}$$

$$R_L > Knee: I_L = \frac{20.4}{R_L + R_{DC}/350} (R_{SG} \rightarrow \infty)$$

Curve A:  $2 \cdot 200 \Omega$  Feed Curve B:  $2 \cdot 400 \Omega$  Feed Curve C:  $2 \cdot 800 \Omega$  Feed

Figure 15. Example of PBL 3762 loop feed with current limiting.

Curve A: 50V apparent battery voltage

782  $\Omega$  + 40  $\Omega$  feed resistance Current limited to 32 mA

 $V_{\text{SGRef}} \approx 37V$ 

Curve B: 50V apparent battery voltage

782  $\Omega$  + 40  $\Omega$  feed resistance

Current not limited  $V_{SGRef} \approx 37V$ 

Figure 16. Power dissipation as a function of loop resistance, R<sub>i</sub>.

Curve A: Conventional resistive feed:

-48V. 2 • 400Ω

Curve B: PBL3762 resistive feed:

-28V, 2 • 400Ω



add some dc resistance (200  $\Omega$  to 300  $\Omega$ ) even if the wire resistance is near 0  $\Omega$ .

If the total short circuit SLIC power dissipation,  $P_{\text{STot}}$ , exceeds the maximum allowable dissipation,  $P_{\text{Max}}$ , according to the derating curves in figure 13, the short circuit loop current,  $I_{\text{LS}}$ , must be limited. The maximum, safe short circuit current,  $I_{\text{LSMax}}$ , can be calculated from:

$$I_{LSMax} = \frac{V_{Bat}}{4R_F} \cdot \left( \left[ \begin{array}{c} V_{Bat} \\ 4R_F \end{array} \right]^F \cdot \frac{P_{Max} \cdot 0.1}{2R_F} \right]^{G}$$

To comply with this requirement, the short circuit loop current can be limited by installing a diode (D $_7$  in figure 10) with its anode connected to ground and its cathode to the R $_{\rm DC1}$ , R $_{\rm DC2}$  common point. By clamping the voltage at R $_{\rm DC1}$ , the current flowing out of RSN (virtual ground) is limited and consequently the loop

current is limited to  $1000 \cdot (V_D/R_{DC1})$ .  $V_D$  is the voltage drop across the conducting diode; approximately 0.5V at the applicable current range.  $R_{DC1}$  and  $R_{DC2}$  can then be calculated from:

$$R_{DC1} = (1000 \cdot V_D)/I_{LSMax}$$

$$R_{DC2} = R_{Feed} \cdot 50 \cdot R_{DC1}$$

Figure 15 illustrates a PBL 3762 battery feed curve with loop current limiting as described above. The battery feed is resistive for long loops and constant current for short loops.

To ensure that the maximum vf signal intended to be received/transmitted by the SLIC will not experience limiting in the TIPX (pin 5)/RINGX (pin 6) drive amplifiers at long loops, the saturation guard must be correctly progammed. Section





Figure 17. Loop current and ground key detectors.



Cincon 10 Dimentuin materials

Battery Feed, Case 2 describes how to calculate a value for the saturation guard programming resistor  $R_{\rm SG}$ .

#### Temperature guard

A ring to ground short circuit fault condition as well as other improper operating conditions may cause excessive SLIC power dissipation. If junction temperature increases beyond 150°C, the temperature guard will trigger, causing the SLIC to be set to a high-impedance state. In this high-impedance state, power dissipation is reduced and the junction temperature will return to a safe value. Once below 150°C, the SLIC is returned back to its normal operating mode and will remain in that state, assuming the fault condition has been removed.

## Loop monitoring functions

The loop current, ground key and ring trip detectors report their status through a common output,  $\overline{DET}$  (pin 14). The detector to be connected to  $\overline{DET}$  is selected via the four bit wide control interface  $C_1$ ,  $C_2$ ,  $E_0$ ,  $E_1$ . Please refer to section Control Inputs for a description of the control interface.

The loop current value, at which the

#### Loop current detector

loop current detector changes state, is programmable by selecting the value of resistor R<sub>D</sub>. R<sub>D</sub> connects between pins RD (2) and  $V_{EE}$  (20). Figure 17 shows a block diagram of the loop current detector. The two-wire interface produces a current flowing out of pin RD (2):  $I_{RD} = |I_{Tip} - I_{Ring}|/600 = I_{L}/300$ where  $I_{Tip}$  and  $I_{Ring}$  are currents flowing into the TIPX and RINGX terminals and I, is the loop current. The voltage generated by In across the programming resistor R is compared to an internal 1.25 V reference. A logic low results at DET (pin 14), when I<sub>BD</sub> exceeds the corresponding threshold current,  $I_{RD} = I_{RDTH} = I_{LTH}/300$  and a logic high when  $I_{RD} < I_{RDTH}$ . The programming resistor can then be calculated as  $R_D = 375/I_{ITH}$ , when the desired threshold loop current  $I_{LTH}$  is known.  $R_{\rm D}$  is in kohms for  $I_{\rm LTH}$  in mA. The filter capacitor is calculated according to  $C_D = T_D/R_D$  with time constant  $T_D = 0.5$  ms. Note that  $C_D$ 

may not be required if the DET output is

software filtered.



#### Ground key detector

The ground key detector circuit examines the difference in TIPX and RINGX currents. Should the current difference exceed the threshold value,  $\Delta I_{\text{LOn}}$ , the detector is triggered. As the current difference decreases the detector is reset at current threshold,  $\Delta I_{\text{LOn}}$ .  $\Delta I_{\text{LOn}}$  i.e. the detector has hysteresis. The triggered detector results in a logic low at the  $\overline{\text{DET}}$  (pin 14) output, assuming the ground key detector has been selected via the four-bit control input  $(C_1,C_2,E_0,E_1).$  For  $\Delta I_{\text{LOn}}$  and  $\Delta I_{\text{LOFF}}$  numerical values please refer to table Electrical characteristics.

#### Ring trip detector

Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT (pin 3) and DR (pin 4). The ringing source can be balanced or unbalanced superimposed on V<sub>Bat</sub>. The unbalanced ringing source may be applied to either the ring lead or the tip lead with return via the other wire. A ring relay driven by the SLIC ring relay driver connects the ringing source to tip and ring.

The ring trip function is based on a polarity change at the comparator input when the line goes off-hook. In the on-hook state no dc current flows through the loop and the voltage at comparator input DT is more positive than the voltage at input DR. When the line goes off-hook, while the ring relay is energized, dc current flows and the comparator input voltage reverses polarity.

Figure 18 is an example of a ring-trip detection network. This network is applicable, when the ring voltage superimposed on V<sub>Bat</sub> is injected on the ring lead of the two-wire port. The dc voltage across sense resistor R<sub>RT</sub> is monitored by the ring trip comparator input DT via the network R<sub>3</sub>, R<sub>4</sub> and C<sub>RT</sub>. Input DR is set to a reference voltage by resistors R, and R<sub>a</sub>. With the line on-hook (no dc current) DT is more positive than DR and the DET output will report logic level high, i.e. the detector is not tripped. When the line goes off-hook, while ringing, a dc current will flow through the loop, including the sense resistor, R, and will cause input DT to become more negative than input DR. This changes output DET to logic level low, i.e. tripped detector condition. The system controller (or line card

processor) responds by de-energizing the ring relay, i.e. ring trip.

Complete filtering of the 20 Hz ac component at terminal DT is not necessary. A toggling DET output can be examined by a software routine to determine the duty cycle. When the DET output is at logic level low for more than half the time, off-hook condition is indicated.

#### **Relay Driver**

The PBL 3762 SLIC incorporates a ring relay driver designed as open collector (npn) with a current sinking capability of 50 mA. The drive transistor emitter is connected to BGND. An external inductive kick-back clamp diode must be employed to protect the drive transistor.

## **Control Inputs**

The PBL 3762 SLIC has two TTL compatible control inputs,  $C_1$  and  $C_2$ . A decoder in the SLIC interprets the control input conditions and sets up the commanded operating state.

## Open circuit state $(C_2, C_1 = 0, 0)$

In the Open Circuit State the TIPX and RINGX line drive amplifiers as well as other circuit blocks are powered down. This causes the SLIC to present a high impedance to the line. Power dissipation is at a minimum. No detectors are active.

#### Ringing State $(C_2, C_1 = 0, 1)$

The ring relay driver and the ring trip detector are activated. TIPX and RINGX are in the high impedance state and signal transmission is inhibited.

#### Active State $(C_2, C_1 = 1, 0)$

TIPX is the terminal closest to ground and sources loop current while RINGX is the more negative terminal and sinks loop current. Vf signal transmission is normal. Both the loop current and the ground key detectors are activated. Inputs  $E_{\sigma}$  and  $E_{\tau}$  control the selection of one of these detectors to be gated to the  $\overline{DET}$  output. Please, refer to section Enable Inputs.

#### Stand-By State ( $C_2$ , $C_1$ = 1, 1)

In the stand-by state the line drive amplifiers are disconnected. The loop feed is converted to resistive form

State	E0	E1	C1	C2	SLIC operating state	Active detector	DET Output
1	0	0	0	0	Open circuit	No active detector	Logic level high
2	0	0	0	1	Active	Ground key detector	Ground key status
3	0	0	1	0	Ringing	No active detector	Logic level high
4	0	0	1	1	Stand-by	Ground key detector	Ground key status
5	0	1	0	0	Open circuit	No active detector	Logic level high
6	0	1	0	1	Active	Loop current detector	Loop current status
7	0	1	1	0	Ringing	Ring trip detector	Ring trip status
8	0	1	1	1	Stand-by	Loop current detector	Loop current status
9	1	0	0	0	Open circuit	$\neg$	٦
10	1	0	0	1	Active		
11	1	0	1	0	Ringing		
12	1	0	1	1	Stand-by	— Note 1	Logic level high
13	1	1	0	0	Open circuit		Note 1
14	1	1	0	1	Active		
15	1	1	1	0	Ringing		
16	1	1	٠1	1	Stand-by		

Table 1. SLIC operating states

Note 1 For operating states 9-16 active detectors are as for operating states 1-8. The DET output is, however, disabled and remains at logic level high regardless of detector status.

Note 2 For operating states 1-8 the DET output is enabled and will report the status

according to:

$$I_{L} \approx \frac{V_{Bat}^{} - 3 \, V}{R_{L}^{} + 1800 \, \Omega}$$

where:

I, = loop current (A)

V<sub>Rat</sub> = battery supply voltage (V)

R<sub>i</sub> = loop resistance (ohm)

The stand-by short circuit loop current ( $I_{LS}$ ) for  $V_{BAT}=$  -28 V is then limited to  $I_{LS}\approx$  14.7 mA.

The SLIC on-hook power dissipation is 13 mW at  $V_{\text{Rat}} = -28 \text{ V}$ .

Both the loop current and ground key detectors are activated in this operating state. Inputs  $\mathbf{E}_0$  and  $\mathbf{E}_1$  control the selection of one of these detectors to be gated to the  $\overline{\text{DET}}$  output. Please, refer to section "Enable Inputs".

Table 1 summarizes the above description of the control inputs.

#### Enable Inputs (E, E, )

Two TTL-compatible enable inputs  $E_0$  (pin 13) and  $E_1$  (pin 12) control the function of the  $\overline{DET}$  (pin 14) output.

E<sub>0</sub>, when set to logic level low, enables the DET output, which is a collector output with internal pull-up resistor (approx. 15 kohms). A DET output at logic level low indicates triggered detector condition (loop current above threshold current, ground key depressed or telephone off-hook during

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Components AB. These products are sold only according to Ericsson Components general conditions of sale, unless otherwise confirmed in writing.

Specifications subject to change without notice.

IC4 (88069 )C-Ue

© Ericsson Components AB 1988

the ringing cycle). A DET output at logic level high indicates a non triggered detector condition.

 $E_{\rm p}$ , when set to logic level high, disables the DET output; i.e. it appears as a resistor connected to  $V_{\rm cc}$ .

E<sub>1</sub>, when set to logic level low, gates the ground key detector to the DET output.

E<sub>1</sub>, when set to logic level high, gates the loop or ring trip detector to the DET output.

Table 1 summarizes the above description of the enable inputs.

## **Overvoltage Protection**

The PBL 3762 SLIC must be protected against overvoltages and power crosses. Refer to "Maximum Ratings," TIPX and RINGX terminals for maximum allowable transient voltages that may be applied to the SLIC. The circuit shown in figure 10 utilizes diodes together with a clamping device to protect against high voltage transients.

Diodes D<sub>1</sub> and D<sub>2</sub> clamp positive transients directly to ground. These two diodes are reverse biased by the normal negative tip, ring operating voltages.

Diodes D<sub>3</sub> and D<sub>4</sub> clamp negative transients to ground via a device, which is not conducting when exposed to the normal, negative tip, ring operating voltages, but will conduct when exposed to negative transient voltages. This device is necessary since D3 and D4 would otherwise be forward biased in the normal operating mode. A zener diode type device (e.g. General Semiconductor Tranzorb) is suitable for lower energy transients and an SCR type device (e.g. RCA Surgector) is suitable for higher energy transients due to its enegy foldback characteristic. In applications requiring protection only against low energy transients, it is acceptable to connect the anodes of D3 and D4 directly to the V<sub>Bat</sub> supply rail, thus eliminating the need for a device to block normal operating voltages.

The line resistors, R<sub>F</sub>, serve the dual purpose of being non-destructing energy dissipaters, when transients are clamped and of being fuses when the line is exposed to a power cross. Ericsson Components AB line resistor PBR 5067 is designed for this application.

## **Power-up Sequence**

The voltage at pin  $V_{\rm Bat}$  sets the substrate voltage, which must at all times be kept more negative than the voltage at any other pin to prevent possible latch-up. The correct power-up sequence is ground and  $V_{\rm Bat}$ , then other supplies and signal leads.

A diode with a 2A current rating connected with its cathode to  $V_{\rm EE}$  and anode to  $V_{\rm Bat}$  ensures the presence of the most-negative supply voltage at the  $V_{\rm Bat}$  pin if the  $V_{\rm Bat}$  supply voltage be absent. The  $V_{\rm Bat}$  pin should not be applied at a faster rate than corresponds to the time constant formed by a 5.1  $\Omega$  resistor in series with the  $V_{\rm Bat}$  pin and a 0.47  $\mu F$  capacitor from the  $V_{\rm Bat}$  pin to ground. This RC network may be shared by several SLICs.

## **Printed Circuit Board Lay-out**

Care in PCB lay-out is essential for proper PBL 3762 function. The components connecting to the RSN pin (19) should be in close proximity of that pin such that no interference is injected into the RSN terminal. Ground plane surrounding the RSN pin is advisable.

The two ground pins AGND and BGND should be connected together on the PCB at the device location.

## **Ordering Information**

Package Temp. Range Part No. PBL 3762N\* Plastic DIP 0 to 70°C Ceramic DIP 0 to 70°C PBL 3762J Ceramic DIP -40 to 85°C PBL 3762/2J **PLCC** 0 to 70°C PBL 3762QN\* CLCC 0 to 70°C PBL 3762QC CLCC -40 to 85°C PBL 3762/2QC 0 to 70°C PBL 3762CC LLCC \*: Contact factory for availability.