

October 2002 Revision 1.2

# PC87372 LPC SuperI/O with Glue Functions

# **General Description**

The National Semiconductor® PC87372 Advanced I/O product is a member of the PC8737x SuperI/O family. All PC8737x devices are highly integrated and are pin and software compatible, thus providing drop-in interchangeability and enabling a variety of assembly options using only a single motherboard and BIOS.

PC87372 integration allows for a smaller system board size and saves on total system cost.

The PC87372 includes legacy SuperI/O functions, system glue functions, fan monitoring and control, commonly used functions such as GPIO, and ACPI-compliant Power Management support.

The PC87372 integrates miscellaneous analog and digital system glue functions to reduce the number of discrete components required. The host communicates with the functions integrated in the PC87372 device through an LPC Bus Interface.

The PC87372 Legacy functions are: a serial port (UART), a fully compliant IEEE 1284 Parallel Port, a Floppy Disk Controller (FDC) and a Keyboard/Mouse Controller (KBC).

The Fan Speed Monitor (FSM) module allows the system to monitor two fans.


The PC87372 extended wake-up support complements the ACPI controller in the chipset. The System Wake-Up Control (SWC) module, powered by  $V_{SB3}$ , supports a flexible wake-up mechanism.

There are 13 General-Purpose Input/Output (GPIO) ports; these allow system control and wake-up on system events.

# **Outstanding Features**

- Legacy modules: Parallel Port, Floppy Disk Controller (FDC), Serial Port and a Keyboard and Mouse Controller (KBC)
- Glue functions to complement the South Bridge functionality
- Fan Speed monitoring of two fans
- V<sub>SB3</sub>-powered Power Management with 20 wake-up sources
- Controls three LED indicators
- 13 GPIO ports with a variety of wake-up options
- LPC interface, based on Intel's LPC Interface Specification Revision 1.0, September 29th, 1997
- PC01 Revision 1.0 and Advanced Configuration and Power Interface (ACPI) Specification Revision 2.0 compliant
- 128-pin PQFP package

# **Block Diagram**



National Semiconductor and TRI-STATE are registered trademarks of National Semiconductor Corporation. All other brand or product names are trademarks of pregistered trademarks of their respective holders.

f.dzsc.com

## **Features**

#### **Bus Interface**

- LPC Bus Interface
  - Based on Intel's LPC Interface Specification Revision 1.0, September 29, 1997
  - Synchronous cycles using up to 33 MHz bus clock
  - 8-bit I/O read and write cycles
  - Up to four 8-bit DMA channels
  - Serial IRQ (SERIRQ)
  - Reset input (PCI\_RESET)
  - Optional power-down support (<u>LPCPD</u>)
- Configuration Control
  - PnP Configuration Register structure
  - Compliant with PC01 Specification Revision 1.0, 1999-2000
  - Base Address strap (BADDR) to setup the address of the Index-Data register pair (defaults to 2Eh/2Fh)
  - Flexible resource allocation for all logical devices:
    - Relocatable base address
    - □ 15 IRQ routing options to serial IRQ
    - □ Up to four optional 8-bit DMA channels
  - Configurable feature sets:
    - Software selectable
    - V<sub>SB3</sub>-powered pin multiplexing

#### **Legacy Modules**

- Serial Port
  - Software compatible with the NS16550A and the NS16450
  - Supports shadow register for write-only bit monitoring
  - Data rates up to 1.5 Mbaud
- IEEE 1284-compliant Parallel Port
  - ECP, with Level 2 (14 mA sink and source output buffers)
  - Software or hardware control
  - Enhanced Parallel Port (EPP) compatible with EPP 1.7 and EPP 1.9
  - Supports EPP as mode 4 of the Extended Control Register (ECR)
  - Selection of internal pull-up or pull-down resistor for Paper End (PE) pin
  - Supports a demand DMA mode mechanism and a DMA fairness mechanism for improved bus utilization
  - Protection circuit that prevents damage to the parallel port when a printer connected to it is powered up or is operated at high voltages (in both cases, even if the PC87372 is in power-down state)
- Floppy Disk Controller (FDC)
  - Software compatible with the PC8477 (the PC8477 contains a superset of the FDC functions in the μDP8473, NEC μPD765A/B and N82077 devices)
  - Error-free handling of data overrun and underrun
  - Programmable write protect
  - Supports FM and MFM modes
  - Supports Enhanced mode command for three-mode Floppy Disk Drive (FDD)

- Perpendicular recording drive support for 2.88 MBytes
- Burst (16-byte FIFO) and Non-Burst modes
- Full support for IBM Tape Drive Register (TDR) implementation of AT and PS/2 drive types
- High-performance digital separator
- Supports fast tape drives (2 Mbps) and standard tape drives (1 Mbps, 500 Kbps and 250 Kbps)
- Keyboard and Mouse Controller (KBC)
  - 8-bit microcontroller, software compatible with 8042AH and PC87911
  - Standard interface (60h, 64h, IRQ1 and IRQ12)
  - Supports two external swapable PS/2 interfaces for keyboard and mouse
  - Programmable, dedicated quasi-bidirectional I/O lines (GA20/P21, KBRST/P20)

#### **General-Purpose Modules**

- General-Purpose I/O (GPIO) Ports
  - 13 GPIO ports powered by V<sub>SB3</sub>
  - Each pin individually configured as input or output
  - Programmable features for each output pin:
    - Drive type (open-drain, push-pull or TRI-STATE<sup>®</sup>)
    - $\ \square$  TRI-STATE on detection of falling  $V_{DD3}$  for  $V_{SB3}$ -powered pins driving  $V_{DD}$ -supplied devices
  - Programmable option for internal pull-up resistor on each input pin
  - Lock option for the configuration and data of each output pin
  - 12 GPIO ports generate IRQ/SIOPME for wake-up events; each GPIO has separate:
    - □ Enable control of event status routing to IRQ
    - □ Enable control of event status routing to SIOPME
    - □ Polarity and edge/level selection
    - Programmable debouncing

## ■ Glue Functions

- Software selectable alternative functionality, through pin multiplexing
- Generates the power-related signals:
  - Main Power good
  - Power distribution control (for switching between Main and Standby regulators)
  - Resume reset (Master Reset) according to the 5V standby supply status
  - □ Main power supply turn on (PS\_ON)
  - □ Rambus SCK clock gating
- Voltage translation between 3.3V levels (DDC) and 5V levels (VGA) for the SMBus serial clock and data signals
- Isolation circuitry for the SMBus serial clock and data signals
- Buffers PCI\_RESET to generate three reset output signals

# Features (Continued)

- Generates "highest active supply" reference voltage
  - □ Based on 3.3V and 5V Main supplies
  - □ Based on 3.3V and 5V Standby supplies
- High-current LED driver control for Hard Disk Drive activity indication
- CNR downstream codec, dynamic control
- Fan Speed Monitor (FSM)
  - Supports tachometers with one or two pulses per revolution
  - Speed monitoring for two fans, including:
    - Digital filtering of the tachometer input signal
    - □ 16-bit fan speed data
    - Alarm for fan speed slower than programed threshold
    - Alarm for fan stopped

#### **Power Management**

- Supports ACPI Specification Revision 2.0b, July 27, 2000
- System Wake-Up Control (SWC)
  - Optional routing of events to generate SCI (SIOPME) on detection of:
    - Keyboard or Mouse events
    - □ Ring Indication RI on the serial port
    - General-Purpose Input Events from the 12 GPIO pins
    - □ IRQs of the Keyboard and Mouse Controller
    - □ IRQs of the other internal modules
  - Optional routing of the SCI (SIOPME) to generate IRQ (SERIRQ)
  - Implements the GPE1\_BLK of the ACPI General Purpose (Generic) Register blocks with "child" events
  - V<sub>SB3</sub>-powered event detection and event-logic configuration
- Enhanced Power Management (PM), including:
  - Special configuration registers for power down
  - Low-leakage pins
  - Low-power CMOS technology
  - Ability to disable all modules
  - High-current LED drivers control (two LEDs) for power status indication with:
    - □ Standard blinking, controlled by software
    - Advanced blinking, controlled by power supply status, sleep state or software

- Keyboard Events
  - Wake-up on any key
  - Supports programmable 8-byte sequence "Password" or "Special Keys" for Power Management
  - Simultaneous recognition of three programmable keys (sequences): "Power", "Sleep" and "Resume"
  - Wake-up on mouse movement and/or button click

## Clocking, Supply, and Package Information

- Clocks
  - LPC (PCI) clock input (up to 33 MHz)
  - Low-frequency 32.768 KHz clock input, active also in S3-S5 (when V<sub>DD3</sub> is off), for:
    - □ System Wake-Up Control (SWC) wake-up timing
    - LED blink timing
    - Glue Functions timing
  - On-chip Clock Generator:
    - Generates 48 MHz for the SuperI/O modules and FSM
    - □ Based on the 14.31818 MHz clock input
    - □ V<sub>DD3</sub> powered

#### ■ Protection

- All device pins are 5V tolerant and back-drive protected (except LPC bus pins
- High ESD protection of all the device pins
- Pin multiplexing selection lock
- Configuration register lock
- Testability
  - XOR tree structure
    - □ Includes all the device pins (except the supply and the analog pins)
    - □ Selected at power-up by strap input (TEST)
  - TRI-STATE device pins, selected at power-up by strap input (TRIS)
- Power Supply
  - 3.3V supply operation
  - Separate pin pairs for main (V<sub>DD3</sub>) and standby (V<sub>SB3</sub>) power supplies
  - Low standby power consumption
- Package
  - 128-pin PQFP

# **Datasheet Revision Record**

Revision Date	Status	Comments
January 2002	Preliminary Datasheet	First issue - Rev 1.0
May 2002	Datasheet	Second issue - Rev 1.1
October 2002	Datasheet	Third issue - Rev 1.2

Tak	ole of	f Contents	
1.0	Sigr	nal/Pin Connection and Description	
	1.1	CONNECTION DIAGRAMS	11
	1.2	BUFFER TYPES AND SIGNAL/PIN DIRECTORY	12
	1.3	PIN MULTIPLEXING	13
	1.4	DETAILED SIGNAL/PIN DESCRIPTIONS	
		1.4.1 LPC Interface	
		1.4.2 Serial Port (UART)	15
		1.4.3 Parallel Port	16
		1.4.4 Floppy Disk Controller (FDC)	17
		1.4.5 Keyboard and Mouse Controller (KBC)	18
		1.4.6 General-Purpose I/O (GPIO)	
		1.4.7 Fan Speed Monitor (FSM)	
		1.4.8 System Wake-Up Control (SWC)	
		1.4.9 Clocks	
		1.4.10 Glue Functions	
		1.4.11 Configuration Straps and Testing	
		1.4.12 Power and Ground	
	1.5	INTERNAL PULL-UP AND PULL-DOWN RESISTORS	22
2.0	Pow	ver, Reset and Clocks	
	2.1	POWER	24
		2.1.1 Power Planes	24
		2.1.2 Power States	24
		2.1.3 Power Connection and Layout Guidelines	25
	2.2	RESET SOURCES AND TYPES	26
		2.2.1 VSB Power-Up Reset	26
		2.2.2 VDD Power-Up Reset	27
		2.2.3 Hardware Reset	27
		2.2.4 Software Reset	27
	2.3	CLOCK DOMAINS	27
		2.3.1 LPC Domain	27
		2.3.2 48 MHz Domain	28
		2.3.3 32 KHz Domain	28
	2.4	TESTABILITY SUPPORT	28
		2.4.1 ICT	28
		2.4.2 XOR Tree Testing	29
3.0	Dev	vice Architecture and Configuration	
	3.1	OVERVIEW	30
	3.2	CONFIGURATION STRUCTURE AND ACCESS	30
		3.2.1 The Index-Data Register Pair	30
		3.2.2 Banked Logical Device Registers Structure	31
		3.2.3 Standard Configuration Register Definitions	32
		3.2.4 Standard Configuration Registers	34
		3.2.5 Default Configuration Setup	35

Table of 0	Contents (Continued)	
3.3	MODULE CONTROL	36
	3.3.1 Module Enable/Disable	36
	3.3.2 Floating Module Output	37
3.4	INTERNAL ADDRESS DECODING	37
3.5	PROTECTION	38
	3.5.1 Multiplexed Pins Configuration Lock	38
	3.5.2 GPIO Ports Configuration Lock	38
	3.5.3 Fast Disable Configuration Lock	38
	3.5.4 Clock Control Lock	38
	3.5.5 GPIO Ports Lock	38
	3.5.6 Fan Speed Configuration Lock	38
	3.5.7 SWC Configuration Lock	38
3.6	REGISTER TYPE ABBREVIATIONS	39
3.7	PC87372 CONFIGURATION REGISTERS	
	3.7.1 SuperI/O ID Register (SID)	39
	3.7.2 SuperI/O Configuration 1 Register (SIOCF1)	
	3.7.3 SuperI/O Configuration 2 Register (SIOCF2)	
	3.7.4 SuperI/O Configuration 6 Register (SIOCF6)	
	3.7.5 SuperI/O Revision ID Register (SRID)	
	3.7.6 Clock Generator Control Register (CLOCKCF)	
3.8	FLOPPY DISK CONTROLLER (FDC) CONFIGURATION	
	3.8.1 General Description	
	3.8.2 Logical Device 0 (FDC) Configuration	
	3.8.3 FDC Configuration Register	
	3.8.4 Drive ID Register	
3.9	PARALLEL PORT (PP) CONFIGURATION	
	3.9.1 General Description	
	3.9.2 Logical Device 1 (PP) Configuration	
	3.9.3 Parallel Port Standard Configuration Register	
	3.9.4 Parallel Port Modified Configuration Register	
3.10	SERIAL PORT CONFIGURATION	
	3.10.1 General Description	
	3.10.2 Logical Device 3 (SP) Configuration	
	3.10.3 Serial Port Configuration Register	51
3.11	SYSTEM WAKE-UP CONTROL (SWC) CONFIGURATION	
	3.11.1 General Description	
	3.11.2 Logical Device 4 (SWC) Configuration	52
3.12	KEYBOARD AND MOUSE CONTROLLER (KBC) CONFIGURATION	53
	3.12.1 General Description	
	3.12.2 Logical Devices 5 and 6 (Mouse and Keyboard) Configuration	53
	3.12.3 KBC Configuration Register	54
3.13	GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION	55
	3.13.1 General Description	
	3.13.2 Logical Device 7 (GPIO) Configuration	56
	3.13.3 GPIO Pin Select Register (GPSEL)	57

Tabl	e of C	Contents (Continued)	
		3.13.4 GPIO Pin Configuration Register 1 (GPCFG1)	57
		3.13.5 GPIO Event Routing Register (GPEVR)	
		3.13.6 GPIO Pin Configuration Register 2 (GPCFG2)	
		3.13.7 GPIO Mode Select Register (GPMODE)	
	3.14	FAN SPEED MONITOR (FSM) CONFIGURATION	60
		3.14.1 General Description	
		3.14.2 Logical Device 9 (FSM) Configuration	60
		3.14.3 Fan Speed Monitor Configuration Register (FSMCF)	61
4.0	LPC	Bus Interface	
	4.1	OVERVIEW	62
	4.2	LPC TRANSACTIONS	62
	4.3	LPCPD FUNCTIONALITY	62
	4.4	INTERRUPT SERIALIZER	62
5.0	Gen	eral-Purpose Input/Output (GPIO) Ports	
	5.1	OVERVIEW	63
	5.2	BASIC FUNCTIONALITY	64
		5.2.1 Configuration Options	64
		5.2.2 Operation	65
	5.3	EVENT HANDLING AND SYSTEM NOTIFICATION	65
		5.3.1 Event Configuration	
		5.3.2 System Notification	66
	5.4	GPIO PORT REGISTERS	
		5.4.1 GPIO Pin Configuration Registers Structure	
		5.4.2 GPIO Port Runtime Register Map	
		5.4.3 GPIO Data Out Register (GPDO)	
		5.4.4 GPIO Data In Register (GPDI)	
		5.4.6 GPIO Event Status Register (GPEVST)	
		5.4.7 GPIO Data In/Out Register (GPDIO)	
6.0	Syst	tem Wake-Up Control (SWC)	
	6.1	OVERVIEW	70
	6.2	FUNCTIONAL DESCRIPTION	71
		6.2.1 External Events	71
		6.2.2 Internal Events	74
		6.2.3 Sleep States	74
		6.2.4 SCI and IRQ Interrupts	74
		6.2.5 LED Control	75
	6.3	SWC REGISTERS	
		6.3.1 SWC Register Map	
		6.3.2 Standard LED Control Register (SLEDCTL)	
		6.3.3 SWC Miscellaneous Control Register (SWC_CTL)	
		6.3.4 Advanced LED Control Register (ALEDCTL)	
		0.3.3 LED DIIIK GOIIIOI REGISIEL (LEDDLINK)	81


Tabl	e of C	Contents (Continued)	
		6.3.6 Keyboard Wake-Up Control Register (KBDWKCTL)	82
		6.3.7 PS2 Protocol Control Register (PS2CTL)	
		6.3.8 Keyboard Data Shift Register (KDSR)	84
		6.3.9 Mouse Data Shift Register (MDSR)	84
		6.3.10 PS2 Keyboard Key Data 0 to 7 Registers (PS2KEY0-7)	84
	6.4	ACPI REGISTERS	
		6.4.1 ACPI Register Map	
		6.4.2 General-Purpose Status 1 Register (GPE1_STS)	
		6.4.3 General-Purpose Enable 1 Register (GPE1_EN)	
		6.4.4 General-Purpose Status 1 Register 0 (GPE1_STS_0)	
		6.4.5 General-Purpose Status 1 Register 1 (GPE1_STS_1)	
		6.4.6 General-Purpose Status 1 Register 2 (GPE1_STS_2)	88
		6.4.7 General-Purpose Status 1 Register 3 (GPE1_STS_3)	
		6.4.8 General-Purpose Enable 1 Register 0 (GPE1_EN_0)	90
		6.4.9 General-Purpose Enable 1 Register 1 (GPE1_EN_1)	
		6.4.10 General-Purpose Enable 1 Register 2 (GPE1_EN_2)	91
		6.4.11 General-Purpose Enable 1 Register 3 (GPE1_EN_3)	92
	6.5	SYSTEM WAKE-UP CONTROL REGISTER BITMAP	93
7.0	Fan	Speed Monitor	
	7.1	OVERVIEW	95
	7.2	FUNCTIONAL DESCRIPTION	
	7.3	FAN SPEED MONITOR REGISTERS	
	1.3	7.3.1 Fan Speed Monitor Register Map	
		7.3.2 Fan Speed Monitor Threshold Low Register (FMTHRL)	
		7.3.3 Fan Speed Monitor Threshold High Register (FMTHRH)	
		7.3.4 Fan Speed Monitor Speed Low Register (FMSPRL)	
		7.3.5 Fan Speed Monitor Speed High Register (FMSPRH)	
		7.3.6 Fan Speed Monitor Control and Status Register (FMCSR)	
	7.4	FAN SPEED MONITOR REGISTER BITMAP	
		e Functions	
8.0			404
	8.1	OVERVIEW	
	8.2	FUNCTIONAL DESCRIPTION	
		8.2.1 Highest Active Main Supply Reference	
		8.2.2 Highest Active Standby Supply Reference	
		8.2.3 Resume Reset	
		8.2.5 Rambus SCK Clock Gate Control	
		8.2.6 Power Distribution Control	
		8.2.7 Main Power Supply Control	
		8.2.8 CNR Downstream Codec Dynamic Control	
		8.2.9 Hard-Disk LED Indicator Control	
		8.2.10 SMBus Voltage Translation	
		8.2.11 SMBus Isolation	
l		C.L. C. Duo location	

Table	e of C	ontents (Continued)	
9.0	Lega	cy Functional Blocks	
	9.1	FLOPPY DISK CONTROLLER (FDC)	110
		9.1.1 General Description	110
		9.1.2 FDC Bitmap Summary	111
	9.2	PARALLEL PORT	112
		9.2.1 General Description	112
		o i	112
		9.2.3 Parallel Port Bitmap Summary	113
	9.3	UART FUNCTIONALITY (SERIAL PORT) .	115
		9.3.1 General Description	115
		9.3.2 UART Register Bank Overview	115
			115
		9.3.4 SP Bitmap Summary	117
	9.4	KEYBOARD AND MOUSE CONTROLLER	(KBC)119
		9.4.1 General Description	119
		9.4.2 KBC Register Map	120
		9.4.3 KBC Bitmap Summary	120
10.0	Devi	ce Characteristics	
	10.1	GENERAL DC ELECTRICAL CHARACTER	ISTICS121
			ns121
		10.1.2 Absolute Maximum Ratings	121
		10.1.3 Capacitance	121
		10.1.4 Power Consumption under Recom	mended Operating Conditions122
		10.1.5 Voltage Thresholds	122
	10.2	DC CHARACTERISTICS OF PINS, BY I/O	BUFFER TYPES123
		10.2.1 Input, TTL Compatible	
			tt Trigger123
		10.2.3 Input, TTL Compatible, with 400 m	V Schmitt Trigger123
		10.2.4 Input, PCI 3.3V Compatible	124
		10.2.5 Analog Input	124
			ush-Pull Buffer124
		·	pen-Drain Buffer124
			125
		<b>.</b>	125
		·	atible125
		•	125
			126
	10.3		127
		·	127
			127
	10.4		128
			128
		G	129
		10.4.3 Clock Timing	131

# Table of Contents (Continued) 10.4.4 LPC Interface Timing 133 10.4.5 FDC Timing 135 10.4.6 Parallel Port Timing 137 10.4.7 Serial Port Timing 139 10.4.8 Glue Function Timing 140 10.4.9 SWC Timing 143

# 1.0 Signal/Pin Connection and Description

## 1.1 CONNECTION DIAGRAMS



Plastic Quad Flatpack (PQFP), JEDEC Order Number PC87372-xxx/VLA See NS Package Number VLA128A

# 1.2 BUFFER TYPES AND SIGNAL/PIN DIRECTORY

The signal DC characteristics of the pins described in Section 1.4 on page 14 are denoted by buffer type symbols, which are defined in Table 1 and described in further detail in Section 10.2 on page 123. The pin multiplexing information refers to two different types of multiplexing:

- Multiplexed, denoted by a slash (/) between pins in the diagrams in Section 1.1. Pins are shared between two different functions. Each function is associated with different board connectivity. Normally, the function selection is determined by the board design and cannot be changed dynamically. The multiplexing options must be configured by the BIOS on power-up in order to comply with the board implementation.
- Multiple Mode, denoted by an underscore (\_) between pins in the diagrams in Section 1.1. Pins have two or more modes of operation within the same function. These modes are associated with the same external (board) connectivity. Mode selection may be controlled by the device driver through the registers of the functional block and do not require a special BIOS setup on power-up. These pins are not considered multiplexed pins from the PC87372 configuration perspective. The mode selection method (registers and bits), as well as the signal specification in each mode, are described within the functional description of the relevant functional block.

Table 1. Buffer Types

Symbol	Description						
IN <sub>T</sub>	Input, TTL compatible						
IN <sub>TS</sub>	Input, TTL compatible, with Schmitt Trigger						
IN <sub>TS4</sub>	Input, TTL compatible, with 400 mV Schmitt Trigger						
IN <sub>PCI</sub>	Input, PCI 3.3V compatible						
IN <sub>ULR</sub>	Input, power, resistor protected (not characterized)						
AI	Input, analog (0-5.5V tolerant)						
O <sub>p/n</sub>	Output, TTL/CMOS compatible, push-pull buffer capable of sourcing $p$ mA and sinking $n$ mA						
OD <sub>n</sub>	Output, TTL/CMOS compatible, open-drain buffer capable of sinking $n$ mA						
O <sub>PCI</sub>	Output, PCI 3.3V compatible,						
AO	Output, analog (0-5.5V tolerant)						
SW <sub>SM</sub>	Input/Output switch, SMBus compatible						
PWR	Power pin						
GND	Ground pin						

# 1.3 PIN MULTIPLEXING

Table 2 shows only multiplexed pins, their associated functional blocks and the configuration bits for the selection of the multiplexed options used in the PC87372.

**Table 2. Pin Multiplexing Configuration** 

Pin	Default Signal	Function Block	Alternate Signal	Function Block	Alternate Signal	Function Block	Configuration Select	Strap or Wake-Up	Function Block
30	DTR_BOUT1		XOR_OUT	Config			TEST (strap)	BADDR	
26	RTS	Serial						TRIS	Config (Straps)
27	SOUT	Port						TEST	( ,
32	RI							RI	
3	KBCLK							KBCLK	
4	KBDAT	KBC						KBDAT	
1	MCLK	KBC						MCLK	
2	MDAT							MDAT	
103	GPIOE00							GPIOE00	
104	GPIOE01							GPIOE01	
105	GPIOE02							GPIOE02	
106	GPIOE03							GPIOE03	
108	GPIOE04	GPIO						GPIOE04	
109	GPIOE05							GPIOE05	SWC
111	GPIOE06		FANTACH1	FSM			SIOCF2.TACH1EN	GPIOE06	Owo
112	GPIOE07		FANTACH2	FOIVI			SIOCF2.TACH2EN	GPIOE07	
116	5V_DDCSDA		GPIOE10					GPIOE10	
114	5V_DDCSCL		GPIOE11				SIOCE3 CDIO03EN	GPIOE11	
115	3V_DDCSDA	Glue Functions	GPIOE12	GPIO			SIOCF2.GPIO03EN	GPIOE12	
113	3V_DDCSCL		GPIOE13					GPIOE13	
101	CDC_DWN_ ENAB		GPIO14				Note <sup>1</sup>		

<sup>1.</sup> Both CDC\_DWN\_ENAB and GPIO14 are simultaneously available at the device pin.

# 1.4 DETAILED SIGNAL/PIN DESCRIPTIONS

This section describes all signals of the PC87372 device. The signals are organized by functional group.

# 1.4.1 LPC Interface

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
LAD3-0	57,59 61,62	I/O	IN <sub>PCI</sub> /O <sub>PCI</sub>	V <sub>DD3</sub>	LPC Address-Data. Multiplexed command, address bi-directional data and cycle status.
PCI_CLK	55	ı	IN <sub>PCI</sub>	$V_{DD3}$	LPC Clock. PCI clock used for the LPC bus (up to 33 MHz).
LFRAME	56	I	IN <sub>PCI</sub>	V <sub>DD3</sub>	<b>LPC Frame.</b> Low pulse indicates the beginning of a new LPC cycle or termination of a broken cycle.
LDRQ	54	0	O <sub>PCI</sub>	V <sub>DD3</sub>	LPC DMA Request. Encoded DMA request for LPC interface.
PCI_RESET	63	I	IN <sub>PCI</sub>	V <sub>DD3</sub>	<b>LPC Reset.</b> PCI system reset used for the LPC bus (Hardware Reset).
SER_IRQ	53	I/O	IN <sub>PCI</sub> /O <sub>PCI</sub>	V <sub>DD3</sub>	<b>Serial IRQ.</b> The interrupt requests are serialized over a single pin, where each IRQ level is delivered during a designated time slot.
LPCPD	52	I	IN <sub>PCI</sub>	V <sub>DD3</sub>	<b>Power Down.</b> Indicates that power to the LPC interface is about to be turned off. When LPCPD functionality is not required, an internal pull-up resistor allows this pin to be left floating.
PCIRST_OUT	73	0	O <sub>14/14</sub>	V <sub>SB3</sub>	<b>PCI Reset Output.</b> PCI system reset. $\overline{PCIRST\_OUT}$ is a buffered copy of $\overline{PCI\_RESET}$ when $V_{DD3}$ is on, and it is held at low level when $V_{DD3}$ is off.
PCIRST_OUT2	74	0	O <sub>14/14</sub>	V <sub>SB3</sub>	PCI Reset Output 2. PCI system reset (same behavior as PCIRST_OUT above).
IDE_RSTDRV	64	0	OD <sub>6</sub>	V <sub>DD3</sub>	<b>IDE Reset Output.</b> IDE drive reset. $\overline{\text{IDE}}_{-}$ RSTDRV is a buffered copy of $\overline{\text{PCI}}_{-}$ RESET when $V_{DD3}$ is on, and it is floating when $V_{DD3}$ is off.

# 1.4.2 Serial Port (UART)

Signal	Pin(s)	1/0	Buffer Type	Power Well	Description
CTS	28	I	IN <sub>TS</sub>	V <sub>DD3</sub>	Clear to Send. When low, indicates that the modem or other data transfer device is ready to exchange data.
DCD	23	I	IN <sub>TS</sub>	V <sub>DD3</sub>	<b>Data Carrier Detected.</b> When low, indicates that the modem or other data transfer device has detected the data carrier.
DSR	24	I	IN <sub>TS</sub>	V <sub>DD3</sub>	Data Set Ready. When low, indicates that the data transfer device, e.g., modem, is ready to establish a communications link.
DTR_BOUT	30	0	O <sub>3/6</sub>	V <sub>DD3</sub>	Data Terminal Ready. When low, indicates to the modem or other data transfer device that the UART is ready to establish a communications link. After a system reset, these pins provide the DTR function and set these signals to inactive high. Loopback operation holds them inactive.  Baud Output. Provides the associated serial channel baud rate generator output signal if test mode is selected, i.e., bit 7 of
					EXCR1 register is set.
RI	32	I	IN <sub>TS</sub>	V <sub>DD3</sub>	<b>Ring Indicator.</b> When low, indicates that a telephone ring signal was received by the modem. These pins are monitored during $V_{DD}$ power-off for wake-up event detection.
RTS	26	0	O <sub>3/6</sub>	V <sub>DD3</sub>	Request to Send. When low, indicates to the modem or other data transfer device that the corresponding UART is ready to exchange data. A system reset sets these signals to inactive high, and loopback operation holds them inactive.
SIN	25	I	IN <sub>TS</sub>	V <sub>DD3</sub>	Serial Input. Receives composite serial data from the communications link (peripheral device, modem or other data transfer device).
SOUT	27	0	O <sub>3/6</sub>	V <sub>DD3</sub>	Serial Output. Sends composite serial data to the communications link (peripheral device, modem or other data transfer device). These signals are set active high after a system reset.

# 1.4.3 Parallel Port

Signal	Pin(s)	1/0	Buffer Type	Power Well	Description
ACK	36	ı	IN <sub>T</sub>	V <sub>DD3</sub>	<b>Acknowledge.</b> Pulsed low by the printer to indicate that it has received data from the parallel port.
AFD_DSTRB	50	0	OD <sub>14</sub> , O <sub>14/14</sub>	V <sub>DD3</sub>	$\overline{\text{AFD}}$ - Automatic Feed. When low, instructs the printer to automatically feed a line after printing each line. This pin is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 KΩ pull-up resistor must be connected to this pin. $\overline{\text{DSTRB}}$ - Data Strobe (EPP). Active low; used in EPP mode to denote a data cycle. When the cycle is aborted, $\overline{\text{DSTRB}}$ becomes inactive (high).
BUSY_WAIT	35	I	IN <sub>T</sub>	V <sub>DD3</sub> <b>Busy.</b> Set high by the printer when it cannot accept another character. <b>Wait.</b> In EPP mode, the parallel port device uses this active low signal to extend its access cycle.	
ERR	45	ı	IN <sub>T</sub>	V <sub>DD3</sub>	Error. Set active low by the printer when it detects an error.
ĪNIT	48	0	OD <sub>14</sub> , O <sub>14/14</sub>	V <sub>DD3</sub>	Initialize. When low, initializes the printer. This signal is in TRI-STATE after a 1 is loaded into the corresponding control register bit. An external 4.7 K $\Omega$ pull-up resistor must be connected to this pin.
PD7-0	37-44	I/O	IN <sub>T</sub> /O <sub>14/14</sub>	V <sub>DD3</sub>	Parallel Port Data. Transfers data to and from the peripheral data bus and the appropriate parallel port data register. These signals have a high current drive capability.
PE	34	I	IN <sub>T</sub>	V <sub>DD3</sub>	Paper End. Set high by the printer when it is out of paper. This pin has an internal weak pull-up or pull-down resistor.
SLCT	33	I	IN <sub>T</sub>	V <sub>DD3</sub>	<b>Select.</b> Set active high by the printer when the printer is selected.
SLIN_ASTRB	47	0	OD <sub>14</sub> , O <sub>14/14</sub>	V <sub>DD3</sub>	SLIN - Select Input. When low, selects the printer. This signal is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 KΩ pull-up resistor must be connected to this pin.  ASTRB - Address Strobe (EPP). Active low, used in EPP mode to denote an address or data cycle. When the cycle is aborted, ASTRB becomes inactive (high).
STB_WRITE	51	0	OD <sub>14</sub> , O <sub>14/14</sub>	V <sub>DD3</sub>	STB - Data Strobe. When low, Indicates to the printer that valid data is available at the printer port. This signal is in TRI-STATE after a 0 is loaded into the corresponding control register bit. An external 4.7 KΩ pull-up resistor must be connected to this pin.  WRITE - Write Strobe. Active low, used in EPP mode to denote an address or data cycle. When the cycle is aborted, WRITE becomes inactive (high).

# 1.4.4 Floppy Disk Controller (FDC)

Signal	Pin(s)	1/0	Buffer Type	Power Well	Description
DENSEL	22	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Density Select.</b> Indicates that a high FDC density data rate (500 Kbps, 1 Mbps or 2 Mbps) or a low density data rate (250 or 300 Kbps) is selected.
DIR	17	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Direction.</b> Determines the direction of the Floppy Disk Drive (FDD) head movement (active = step in; inactive = step out) during a seek operation.
DR0	18	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Drive Select.</b> Active low signal controlled by bit 0 of the Digital Output Register (DOR).
DRATE0	21	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Data Rate.</b> Reflects the value of bit 0 of either Configuration Control Register (CCR) or Data Rate Select Register (DSR), whichever was written to last.
DSKCHG	9	I	IN <sub>TS</sub>	V <sub>DD3</sub>	Disk Change. Indicates that the drive door was opened.
HDSEL	10	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Head Select.</b> Selects which side of the FDD is accessed. Active (low) selects side 1; inactive selects side 0.
INDEX	20	I	IN <sub>TS</sub>	V <sub>DD3</sub>	Index. Indicates the beginning of an FDD track.
MTR0	19	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Motor Select.</b> Active low motor enable signal for drive 0, controlled by bit D4 of the Digital Output Register (DOR).
RDATA	11	I	IN <sub>TS</sub>	V <sub>DD3</sub>	Read Data. Raw serial input data stream read from the FDD.
STEP	16	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Step.</b> Issues pulses to the disk drive at a software programmable rate to move the head during a seek operation.
TRK0	13	I	IN <sub>TS</sub>	V <sub>DD3</sub>	<b>Track 0.</b> Indicates to the controller that the head of the selected floppy disk drive is at track 0.
WDATA	15	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	<b>Write Data.</b> Carries out the pre-compensated serial data that is written to the FDD. Pre-compensation is software selectable.
WGATE	14	0	OD <sub>12</sub> , O <sub>2/12</sub>	V <sub>DD3</sub>	Write Gate. Enables the write circuitry of the selected FDD. WGATE is designed to prevent glitches during power-up and power-down. This prevents writing to the disk when power is cycled.
WP	12	I	IN <sub>TS</sub>	V <sub>DD3</sub>	Write Protected. Indicates that the disk in the selected drive is write protected.

# 1.4.5 Keyboard and Mouse Controller (KBC)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description		
KBCLK	3	I/O	IN <sub>TS</sub> /OD <sub>14</sub>	V <sub>DD3</sub>	<b>Keyboard Clock.</b> Keyboard clock signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during $V_{DD3}$ power-off for wake-up event detection.		
KBDAT	4	I/O	IN <sub>TS</sub> /OD <sub>14</sub>	V <sub>DD3</sub>	Keyboard Data. Keyboard data signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during $V_{DD3}$ power-off for wake-up event detection.		
MCLK	1	I/O	IN <sub>TS</sub> /OD <sub>14</sub>	V <sub>DD3</sub>	<b>Mouse Clock.</b> Mouse clock signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during V <sub>DD3</sub> power-off for wake-up event detection.		
MDAT	2	I/O	IN <sub>TS</sub> /OD <sub>14</sub>	V <sub>DD3</sub>	<b>Mouse Data.</b> Mouse data signal. External pull-up resistor is required for PS/2 compliance. This pin is monitored during $V_{DD3}$ power-off for wake-up event detection.		
KBRST	7	I/O	IN <sub>T</sub> /OD <sub>8</sub> , O <sub>4/8</sub>	V <sub>DD3</sub>	KBD Reset. Keyboard reset (P20) quasi-bidirectional output.		
GA20	5	I/O	IN <sub>T</sub> /OD <sub>8</sub> , O <sub>4/8</sub>	V <sub>DD3</sub>	Gate A20. KBC gate A20 (P21) quasi-bidirectional output.		

# 1.4.6 General-Purpose I/O (GPIO)

Signal	Pin(s)	1/0	Buffer Type	Power Well	Description		
GPIOE00-07	108-109, 111-112	I/O	IN <sub>TS</sub> / OD <sub>8</sub> , O <sub>4/8</sub>		General-Purpose I/O Ports. Each pin is configured independently as input or I/O, with or without static pull-up and with either open-drain or push-pull output type. These pins have event detection capability to generate a wake-up event or an interrupt.		
GPIOE10-13	116, 114, 115, 113			V <sub>SB3</sub>			
GPIO14	101	I/O	IN <sub>TS</sub> / OD <sub>12</sub> , O <sub>2/12</sub>		General-Purpose I/O Port. This pin is configured independently as input or I/O with or without static pull-up a with either open-drain or push-pull output type.		

# 1.4.7 Fan Speed Monitor (FSM)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description
FANTACH1 FANTACH2	, ,	I	IN <sub>TS</sub>	550	Fan Tachometer Inputs. Input to the Fan Speed Monitor for the fan tachometer pulse. The rising edge indicates the completion of either a half or full fan revolution.

# 1.4.8 System Wake-Up Control (SWC)

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description		
GPIOE00-07, GPIOE10-13	103-106, 108-109, 111-116	I	IN <sub>TS</sub>	V <sub>SB3</sub>	Wake-Up Inputs. Generates a wake-up event. These pins have programmable debouncing. When GPIOE functionality of a pin is not required, the internal pull-up resistor must be enabled to allow the pin to be left floating.		
RI	32	I	IN <sub>TS</sub>	V <sub>SB3</sub>	Ring Indicator Wake-Up. When low, generates a wake-up event, indicating that a telephone ring signal was received by the modem.		
KBCLK	3	I	IN <sub>TS</sub>	V <sub>SB3</sub>	<b>Keyboard Clock Wake-Up.</b> Generates a wake-up event, when a specific keyboard sequence is detected.		
KBDAT	4	I	IN <sub>TS</sub>	V <sub>SB3</sub>	<b>Keyboard Data Wake-Up.</b> Generates a wake-up event, when a specific keyboard sequence is detected.		
MCLK	1	I	IN <sub>TS</sub>	V <sub>SB3</sub>	Mouse Clock Wake-Up. Generates a wake-up event, when a specific mouse action is detected.		
MDAT	2	I	IN <sub>TS</sub>	V <sub>SB3</sub>	Mouse Data Wake-Up. Generates a wake-up event, when a specific mouse action is detected.		
SIOPME	99	0	OD <sub>6</sub> , O <sub>3/6</sub>	V <sub>SB3</sub>	Power Management Event (SCI). Active level indicates that a wake-up event occurred, causing the system to exit its current sleep state. This signal has programmable polarity (default is active low).		
SLP_S3, SLP_S5	85 86	ı	IN <sub>TS4</sub>	V <sub>SB3</sub>	Sleep States 3 to 5. Active (low) level indicates the system is in one of the sleep states S3 or S5. These signals are generated by an external ACPI controller.  Pins SLPS3 SLPS5 Functionality  1 1: Working state (S0) or Sleep states S1 or S2 0 1: Sleep state S3 0: Sleep state S5		
YLW_LED, GRN_LED	95, 94	0	OD <sub>24</sub>	V <sub>SB3</sub>	O: Illegal combination  Power LEDs. Yellow and green LED drivers. Each indicates the Main power status or blinks under software control.		

# 1.4.9 Clocks

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description	
CLOCKI32	91	I	IN <sub>TS</sub>		<b>Low-Frequency Clock Input.</b> 32.768 KHz clock for the SWC and Glue Functions timing.	
CLOCKI14	65	I	IN <sub>TS</sub>		<b>High-Frequency Clock Input.</b> 14.31818 MHz clock for the onchip, 48 MHz Clock Generator (for the Legacy modules and FSM).	

# 1.4.10 Glue Functions

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description	
REF5V	70	0	AO	V <sub>SB3</sub>		
REF5V_STBY	72	0	AO	V <sub>SB3</sub>	Standby Highest Active Supply, Reference Output. Reference voltage equal to the highest voltage between $V_{SB5}$ and $V_{SB3}$ . External pull-up resistor to $V_{SB5}$ is required.	
PS_ON	81	0	OD <sub>6</sub>	V <sub>SB3</sub>	<b>Main Power Supply On/Off Control.</b> Active (low) level turns the main power supply $(V_{DD})$ on. External pull-up resistor to $V_{SB5}$ is required.	
PWRGD_PS	82	I	IN <sub>TS4</sub>	V <sub>SB3</sub>	Power Good Signal from the Power Supply. Active level indicates the Main power supply voltage is valid.	
PWRGD_3V	84	0	O <sub>3/6</sub>	V <sub>SB3</sub>	Power Good Output. Active level indicates the Main supply voltage is valid and the reset button is not pressed.	
CPU_PRESENT	83	I	IN <sub>TS4</sub>	V <sub>SB3</sub>	<b>CPU Present.</b> Active (low) level indicates a processor is currently plugged in.	
BKFD_CUT	77	0	OD <sub>6</sub>	V <sub>SB3</sub>	<b>Backfeed-Cut Control.</b> Power distribution control (when switching between main and standby regulators) for system transition into and out of the S3 sleep state. External pull-up resistor to $V_{DD5}$ is required.	
LATCHED_BF_ CUT	79	0	O <sub>14/14</sub>	V <sub>SB3</sub>	Latched Backfeed-Cut. Power distribution control (when switching between main and standby regulators) for system transition into and out of the S5 sleep state.	
FPRST	75	I	IN <sub>TS4</sub>	V <sub>SB3</sub>	Front Panel Reset. Active (low) level indicates that the reset button on the front panel is pressed.	
$V_{SB5}$	71	I	Al	V <sub>SB3</sub>	<b>Standby 5V Power Supply.</b> Used for Resume Reset generation (Range: 0-5.5V, Backdrive protected).	
RSMRST	92	0	O <sub>3/6</sub>	V <sub>SB3</sub>	<b>Resume Reset.</b> Power-Up reset signal based on the $V_{\text{SB5}}$ supply voltage.	
SCK_BJT_GATE	80	0	OD <sub>6</sub>	V <sub>SB3</sub>	Rambus SCK Clock Gate Control. Gates an external circuit that disables the SCK clock to the Rambus socket when the Main supply voltage is invalid. External pull-up resistor to $V_{SB5}$ is required.	
PRIMARY_HD	67	I	IN <sub>TS4</sub>	V <sub>DD3</sub>	<b>Primary Drive.</b> Active (low) level indicates that the primary IDE drive is active.	
SECONDARY_HD	68	I	IN <sub>TS4</sub>	V <sub>DD3</sub>	<b>Secondary Drive.</b> Active (low) level indicates that the secondary IDE drive is active.	
SCSI	69	I	IN <sub>TS4</sub>	V <sub>DD3</sub>	<b>SCSI Drive.</b> Active (low) level indicates that the SCSI drive is active.	
HD_LED	66	0	OD <sub>12</sub>	V <sub>DD3</sub>	Hard Drive LED. Red LED driver. When low, indicates that at least one drive is active.	
AUD_LINK_RST	100	ı	IN <sub>T</sub>	V <sub>SB3</sub>	Audio Link Reset. Controls the downstream codec.	
CDC_DWN_ENAB	101	I	IN <sub>T</sub>	V <sub>SB3</sub>	Downstream Codec Enable. Controls the downstream codec. The GPIO14 signal is also connected to this pin, allowing the software to control both this input and external input pins connected to it.	
CDC_DWN_RST	102	0	O <sub>2/12</sub>	$V_{SB3}$	<b>Downstream Codec Reset.</b> Enables the audio CNR Board.	

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description	
3V_DDCSCL	113	I/O	SW <sub>SM</sub>	V <sub>SB3</sub> 3.3V Level DDC Serial Clock. SMBus serial clock signa with 3.3V logic levels for Data Display Channel interface. External pull-up resistor to V <sub>DD3</sub> is required.		
5V_DDCSCL	114	I/O	SW <sub>SM</sub>	V <sub>SB3</sub> 5V Level DDC Serial Clock. SMBus serial clock signal with 5V logic levels for VGA monitor interface. External pull-up resistor to V <sub>DD5</sub> is required.		
3V_DDCSDA	115	I/O	SW <sub>SM</sub>	V <sub>SB3</sub>	V <sub>SB3</sub> 3.3V Level DDC Serial Data. SMBus serial data signal with 3.3V logic levels for Data Display Channel interface. External pull-up resistor to V <sub>DD3</sub> is required.	
5V_DDCSDA	116	I/O	SW <sub>SM</sub>	V <sub>SB3</sub>	<b>5V Level DDC Serial Data.</b> SMBus serial data signal with 5V logic levels for VGA monitor interface. External pull-up resistor to $V_{DD5}$ is required.	
SMB1_SCL	87	I/O	SW <sub>SM</sub>	V <sub>SB3</sub>	<b>Bus 1 Serial Clock.</b> Serial clock signal of SMBus 1 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.	
SMB2_SCL	88	I/O	SW <sub>SM</sub>	V <sub>SB3</sub>	<b>Bus 2 Serial Clock.</b> Serial clock signal of SMBus 2 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.	
SMB1_SDA	89	I/O	SW <sub>SM</sub>	V <sub>SB3</sub>	<b>Bus 1 Serial Data.</b> Serial data signal of SMBus 1 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.	
SMB2_SDA	90	I/O	SW <sub>SM</sub>	V <sub>SB3</sub>	<b>Bus 2 Serial Data.</b> Serial data signal of SMBus 2 (3.3V logic levels). External pull-up resistor to the 3.3V supply is required.	

# 1.4.11 Configuration Straps and Testing

Signal	Pin(s)	1/0	Buffer Type	Power Well	Description
BADDR	30	I	IN <sub>TS</sub>	V <sub>DD3</sub>	<b>Base Address.</b> Sampled at $V_{DD}$ Power-Up reset to determine the base address of the configuration Index-Data register pair, as follows:  - No pull-down resistor (default) - 2Eh-2Fh - 10 $K\Omega^1$ external pull-down resistor - 4Eh-4Fh The external pull-down resistor must be connected to $V_{SS}$ .
TRIS	26	I	IN <sub>TS</sub>	V <sub>DD3</sub>	<b>TRI-STATE Device.</b> Sampled at $V_{DD}$ Power-Up reset to force the device to float all its output and I/O pins. No pull-down resistor (default) - normal pin operation – 10 K $\Omega^1$ external pull-down resistor - floating device pins – The external pull-down resistor must be connected to $V_{SS}$ . When $\overline{TRIS}$ is set to 0 (by an external pull-down resistor), $\overline{TEST}$ must be 1 (left unconnected).
TEST	27	I	IN <sub>TS</sub>	V <sub>DD3</sub>	<b>XOR Tree Test Mode.</b> Sampled at $V_{DD}$ Power-Up reset to force the device pins into a XOR tree configuration.  - No pull-down resistor (default) - normal device operation - 10 $K\Omega^1$ external pull-down resistor - pins configured as XOR tree.  The external pull-down resistor must be connected to $V_{SS}$ . When $\overline{TEST}$ is set to 0 (by an external pull-down resistor), $\overline{TRIS}$ must be 1 (left unconnected).

Signal	Pin(s)	I/O	Buffer Type	Power Well	Description	
XOR_OUT	30	0	O <sub>3/6</sub>	000	<b>XOR Tree Output.</b> All the device pins (except power type and analog type pins) are internally connected in a XOR tree structure.	

<sup>1.</sup> Because the strap function is multiplexed with the Serial Port pins, a CMOS transceiver device is recommended for Serial Port functionality; in this case, the value of the external pull-down resistor is 10 KΩ. If, however, a TTL transceiver device is used, the value of the external pull-down resistor must be 470Ω, and since the Serial Port pins are not able to drive this load, the external pull-down resistor must be disconnected t<sub>EPLV</sub> after V<sub>DD3</sub> power-up (see "VDD Power-Up Reset" on page 130).

#### 1.4.12 Power and Ground

Signal	Pin(s)	1/0	Buffer Type	Power Well	Description	
V <sub>SS</sub>	8, 29, 46, 58, 78, 96, 110	I	GND		<b>Ground.</b> Ground connection for both core logic and I/O buffers, for the Main and Standby power supplies.	
$V_{DD3}$	6, 31, 49, 60	I	PWR		Main 3.3V Power Supply. Powers the I/O buffers of the legacy peripherals and the LPC interface.	
V <sub>SB3</sub>	76, 93, 107	I	PWR		<b>Standby 3.3V Power Supply.</b> Powers the I/O buffers of the GPIO ports, SWC, Glue Functions and the on-chip Core power converter.	
V <sub>CORF</sub>	97	I/O	PWR		On-chip Core Power Converter Filter. On-chip Core power converter output. Powers the core logic of all the device modules. An external 1 $\mu$ F ceramic filter capacitor must be connected between this pin and V <sub>SS</sub> .	

## 1.5 INTERNAL PULL-UP AND PULL-DOWN RESISTORS

The signals listed in Table 3 have internal pull-up (PU) and/or pull-down (PD) resistors. The internal resistors are optional for those signals indicated as "Programmable". See Section 10.3 on page 127 for the values of each resistor type.

Table 3. Internal Pull-Up and Pull-Down Resistors

Signal	Pin(s)	Power Well	Туре	Comments							
LPC Interface											
LPCPD	52	V <sub>DD3</sub>	PU <sub>30</sub>								
	Parallel Port										
ACK	36	V <sub>DD3</sub>	PU <sub>220</sub>								
AFD_DSTRB	50	V <sub>DD3</sub>	PU <sub>440</sub>								
BUSY_WAIT	35	V <sub>DD3</sub>	PD <sub>120</sub>								
ERR	45	V <sub>DD3</sub>	PU <sub>220</sub>								
INIT	48	V <sub>DD3</sub>	PU <sub>440</sub>								
PE	34	V <sub>DD3</sub>	PU <sub>220</sub> / PD <sub>120</sub>	Programmable							
SLCT	33	V <sub>DD3</sub>	PD <sub>120</sub>								
SLIN_ASTRB	47	V <sub>DD3</sub>	PU <sub>440</sub>								
STB_WRITE	51	V <sub>DD3</sub>	PU <sub>440</sub>								

Table 3. Internal Pull-Up and Pull-Down Resistors (Continued)

Signal	Pin(s)	Power Well	Туре	Comments							
Keyboard and Mouse Controller (KBC)											
KBRST	7	V <sub>DD3</sub>	PU <sub>30</sub>								
GA20	5	V <sub>DD3</sub>	PU <sub>30</sub>								
System Wake-Up Control (SWC)											
SIOPME	99	V <sub>SB3</sub>	PU <sub>30</sub>	Programmable <sup>1</sup>							
	General-Purpose Input/Output (GPIO) Ports										
GPIOE00-07	106-103, 108, 109, 111, 112	V <sub>SB3</sub>	PU <sub>30</sub>	Programmable <sup>2</sup>							
GPIOE10-13	116, 114, 115, 113	V <sub>SB3</sub>	PU <sub>30</sub>	Programmable <sup>2</sup>							
GPIO14	101	V <sub>SB3</sub>	PU <sub>30</sub>	Programmable <sup>2</sup>							
	Glue	Functions									
PWRGD_PS	82	V <sub>SB3</sub>	PU <sub>90</sub>								
CPU_PRESENT	83	V <sub>SB3</sub>	PU <sub>90</sub>								
FPRST	75	V <sub>SB3</sub>	PU <sub>90</sub>								
PRIMARY_HD	67	V <sub>DD3</sub>	PU <sub>90</sub>								
SECONDARY_HD	68	V <sub>DD3</sub>	PU <sub>90</sub>								
SCSI	69	V <sub>DD3</sub>	PU <sub>90</sub>								
Strap Configuration											
BADDR	30	V <sub>DD3</sub>	PU <sub>30</sub>	Strap <sup>3</sup>							
TRIS	26	V <sub>DD3</sub>	PU <sub>30</sub>	Strap <sup>3</sup>							
TEST	27	V <sub>DD3</sub>	PU <sub>30</sub>	Strap <sup>3</sup>							

Enabled only when the OD<sub>6</sub> buffer type is selected (OD<sub>6</sub> is the default at reset).
 Default at reset: disabled.
 Active only during V<sub>DD</sub> Power-Up reset.

# 2.0 Power, Reset and Clocks

#### 2.1 POWER

#### 2.1.1 Power Planes

The PC87372 device has three power planes (wells), as shown in the table below:

Table 4. Power Planes

Power Plane	Description	Power Pins	<b>Ground Pins</b>
Main	Powers the I/O buffers for the external signals <sup>1</sup> of the Legacy modules (Serial Port, Parallel Port, FDC, KBC), on-chip High-Frequency Clock Generator, FSM and the LPC interface, including the buffered reset outputs	V <sub>DD3</sub>	V <sub>SS</sub>
Standby	Powers the I/O buffers for the external signals <sup>1</sup> of the GPIO ports, SWC, Glue Functions and the on-chip Core power converter	V <sub>SB3</sub>	V <sub>SS</sub>
Core	Powers the internal (core) logic of all the device modules	V <sub>CORF</sub> <sup>2</sup>	V <sub>SS</sub>

- 1. See the tables in Section 1.4 (pages 14–22), specifically the *Power Well* column.
- 2.  $V_{CORF}$  is generated from  $V_{SB3}$  by an on-chip power converter.

For correct operation, V<sub>SB3</sub> must be applied before V<sub>DD3</sub>.

#### 2.1.2 Power States

The PC87372 device has three power states:

- Power Fail Main, Standby and Core power planes are powered off (V<sub>DD3</sub>, V<sub>SB3</sub> and V<sub>CORF</sub> are inactive).
- Power Off Main power plane is powered off; the Standby and Core power planes are on (V<sub>DD3</sub> is inactive; V<sub>SB3</sub> and V<sub>CORF</sub> are active).
- Power On Main, Standby and Core power planes are powered on (V<sub>DD3</sub>, V<sub>SB3</sub> and V<sub>CORF</sub> are active).

The following power state is illegal:

The Main power plane is powered on and the Standby and Core power planes are off (i.e., V<sub>DD3</sub> is active; V<sub>SB</sub> and V<sub>CORF</sub> are inactive). Operation is not guaranteed; however, at power-on/off, the device may temporarily enter this power state due to the different rise/fall times of the V<sub>DD3</sub> and V<sub>SB3</sub> power supplies.

Table 5 summarizes the power states described above.

Table 5. Power States and Related Power Planes

Power State	Main (V <sub>DD3</sub> )	Standby (V <sub>SB3</sub> )	Core (V <sub>CORF</sub> ) <sup>1</sup>
Power Fail	Off	Off	Off
Power Off	Off	On	On
Power On	On	On	On
Illegal <sup>2</sup>	On	Off	Off

- V<sub>CORF</sub> is generated from V<sub>SB3</sub>; therefore both voltages are on or off at approximately the same time.
- 2. Operation is not guaranteed and register data may be corrupted.

Figure 1 shows the power state transitions:




Figure 1. Power State Transitions

## 2.1.3 Power Connection and Layout Guidelines

The PC87372 requires a power supply voltage of  $3.3V \pm 10\%$  for both the  $V_{DD3}$  and  $V_{SB3}$  supplies. The on-chip Core power converter generates a voltage below 3V for the internal logic.

 $\rm V_{DD3},\, \rm V_{SB3}$  and  $\rm V_{CORF}$  use a common ground return marked  $\rm V_{SS}.$ 

To obtain the best performance, bear in mind the following recommendations.

Ground Connection. The following items must be connected to the ground layer (V<sub>SS</sub>) as close to the device as possible:

- The ground return (V<sub>SS</sub>) pins
- The decoupling capacitors of the Main power supply (V<sub>DD3</sub>) pins
- The decoupling capacitors of the Standby power supply (V<sub>SB3</sub>) pins
- The decoupling capacitor of the Standby 5V supply (V<sub>SB5</sub>) pin
- The decoupling capacitor of the on-chip Core power converter (V<sub>CORF</sub>) pin

Note that a low-impedance ground layer also improves noise isolation.

Decoupling Capacitors. The following decoupling capacitors must be used in order to reduce EMI and ground bounce:

- Main power supply (V<sub>DD3</sub>): Place one capacitor of 0.1 μF on each V<sub>DD3</sub>-V<sub>SS</sub> pin pair as close to the pin as possible. In addition, place one 10–47 μF tantalum capacitor on the common net as close to the chip as possible.
- Standby power supply ( $V_{SB3}$ ): Place one capacitor of 0.1  $\mu$ F on each  $V_{SB3}$ - $V_{SS}$  pin pair as close to the pin as possible. In addition, place one 10–47  $\mu$ F tantalum capacitor on the common net as close to the chip as possible.
- Standby 5V supply (V<sub>SB5</sub>): Place one capacitor of 0.1 μF on the V<sub>SB5</sub>-V<sub>SS</sub> pin pair as close to the pin as possible.
- On-chip Core power converter (V<sub>CORF</sub>): Place one 1 μF ceramic capacitor on the V<sub>CORF</sub>-V<sub>SS</sub> pin pair as close to the pin as possible.




Figure 2. Decoupling Capacitors Connection

## 2.2 RESET SOURCES AND TYPES

The PC87372 device has four reset sources:

- V<sub>SB</sub> Power-Up Reset activated when V<sub>SB3</sub> is powered up.
- V<sub>DD</sub> Power-Up Reset activated when V<sub>DD3</sub> is powered up.
- Hardware Reset activated when the PCI\_RESET input is asserted (low).
- Software Reset triggered by SWRST bit in SIOCF1 register (see Section 3.7.2 on page 40); SWRST bit is set by the
  host through the LPC interface.

Unless otherwise noted, reset references throughout the modules of the PC87372 devices default to the following resets:

- For V<sub>SB3</sub>-powered functions (GPIO ports, SWC, Glue Functions and some Configuration Control): V<sub>SB</sub> Power-Up reset (within the limitations described in Section 2.2.1).
- For V<sub>DD3</sub>-powered functions (Legacy modules, LPC, on-chip Clock Generator, FSM and some Configuration Control):
   V<sub>DD</sub> Power-Up reset, Hardware Reset or Software Reset (within the limitations described in Sections 2.2.2, 2.2.3 and 2.2.4).

The following sections detail the sources and effects of the various PC87372 resets.

#### 2.2.1 V<sub>SR</sub> Power-Up Reset

 $V_{SB}$  Power-Up reset is generated by an internal circuit when  $V_{SB3}$  power is applied. The  $V_{SB}$  Power-Up reset time ( $t_{IRST}$ ) lasts either 17 cycles of the 32 KHz clock domain or until the  $\overline{PCI}_{RESET}$  signal is de-asserted, whichever occurs first. External devices must wait at least  $t_{IRST}$  before accessing the PC87372 device.

Note that the 32 KHz clock domain starts toggling  $t_{32KW} + t_{32KVAL}$  after  $V_{SB3}$  power-up. This delay must be added to the 17 clock cycles (see *Low-Frequency Clock Timing on page 132*).

 $V_{SB}$  Power-Up reset performs the actions listed below and all the actions performed by  $V_{DD}$  Power-Up reset (see Section 2.2.2). Note that  $V_{DD3}$  must be active during  $V_{SB3}$  power-up for all  $V_{DD}$  Power-Up reset actions to be performed:

- Resets all lock bits in configuration registers and SWC
- Loads default values to VDDLOAD bits in the GPIO configuration registers
- Loads default values to the V<sub>SB3</sub>-powered bits in the configuration registers, SWC and GPIO
- Sets up the pull-up option and the default source for the V<sub>SB3</sub>-powered multiplexed output pins

## 2.2.2 V<sub>DD</sub> Power-Up Reset

 $V_{DD}$  Power-Up reset is generated by an internal circuit when  $V_{DD3}$  power is turned on.  $V_{DD}$  Power-Up reset time ( $t_{IRST}$ ) lasts until the  $\overline{PCI_{RESET}}$  signal is de-asserted. The Hardware reset ( $\overline{PCI_{RESET}}$ ) must be asserted for a minimum of 10 ms to ensure that the PC87372 device operates correctly.

External devices must wait at least t<sub>IRST</sub> before accessing the PC87372. If the host processor accesses the PC87372 during this time, the PC87372 LPC interface ignores the transaction (that is, it does not return a SYNC handshake).

V<sub>DD</sub> Power-Up reset performs the following actions:

- Puts pins with strap options into TRI-STATE and enables their internal pull-up resistors
- Samples the logic levels of the strap pins
- Executes all the actions performed by the Hardware reset (see Section 2.2.3)

#### 2.2.3 Hardware Reset

Hardware reset is activated by the assertion (low) of the  $\overline{PCI\_RESET}$  input while  $V_{DD3}$  is "good". When  $V_{DD3}$  power is off, the PC87372 device ignores the level of the  $\overline{PCI\_RESET}$  input. However, the  $\overline{PCI\_RESET}$  outputs reflect the  $\overline{PCI\_RESET}$  input and thus are active (low). In addition, the Hardware reset ( $\overline{PCI\_RESET}$ ) must be asserted after  $V_{SB}$  power-up, as described in Section 2.2.1.

Hardware reset performs the following actions:

- Resets all lock bits in configuration registers and SWC
- Sets up the pull-up option and the default source for the V<sub>DD3</sub>-powered multiplexed output pins
- Executes all the actions performed by the Software reset (see Section 2.2.4)

#### 2.2.4 Software Reset

The Software reset is triggered by the host setting SWRST bit in SIOCF1 register (see Section 3.7.2 on page 40) via the LPC interface. The Host Software reset performs the following actions:

- Loads default values to the V<sub>DD3</sub>-powered unlocked bits in the Configuration Control.
- Loads default values to the V<sub>SB3</sub>-powered unlocked GPIO Configuration and Data bits for those GPIO ports with VDDLOAD = 1. VDDLOAD bit is not affected.
- Resets all the V<sub>DD3</sub>-powered Legacy logical devices.
- Loads default values to all the V<sub>DD3</sub>-powered Legacy module registers.

#### 2.3 CLOCK DOMAINS

The PC87372 device has three clock domains, as shown in Table 6.

Table 6. Clock Domains of the PC87372

Clock Domain	Frequency	Power Plane	Source	Usage
LPC	Up to 33 MHz	V <sub>DD3</sub>	LPC clock input (PCI_CLK)	LPC bus Interface and Configuration Registers
48 MHz	48 MHz	V <sub>DD3</sub>	On-chip Clock Generator	Legacy functions (Serial Port, Parallel Port, FDC, KBC) and FSM
32 KHz	32.768 KHz	V <sub>SB3</sub>	Clock input (CLOCKI32)	SWC, GPIO and Glue Functions

The LPC and 48 MHz clock domains, and the modules using them, are supplied by the Main power plane. Therefore, these two clock domains are active only when the  $V_{DD3}$  power supply is on.

#### 2.3.1 LPC Domain

The LPC clock signal at the PCI\_CLK pin must become valid (to the extent specified in PCI\_CLK and PCI\_RESET on page 133) before the end of the V<sub>DD</sub> Power-Up reset (see Section 2.2.2).

#### 2.3.2 48 MHz Domain

The 48 MHz clock domain is sourced by the on-chip Clock Generator (supplied by the Main power plane).

Following a  $V_{DD}$  Power-Up reset, the software waits a period of  $t_{14MW} + t_{14MVAL}$  until a valid 14.31818 MHz clock signal is available at the CLOCKI14 pin. Then, the software can set the HFCGEN bit in the CLOCKCF register to 1. This bit enables the operation of the Clock Generator.

After the Clock Generator is enabled for operation, its output clock is frozen to a low level until the generator provides an internal clock signal that meets all requirements. When the requirements are met, the 48 MHz clock domain starts toggling. The status of the Clock Generator output clock is indicated by CKVALID bit in CLOCKCF register. While the Clock Generator is stabilizing, this bit is 0, indicating a 48 MHz clock domain frozen at low level. After t<sub>48MD</sub>, the 48 MHz clock domain starts toggling and this bit is set to 1. The software must wait for CKVALID bit to be set before it enables the FSM or the Legacy functions (Serial Port, Parallel Port, FDC, KBC).

The on-chip Clock Generator multiplies the frequency of the clock signal (received through the CLOCKI14 pin) by a constant value to obtain the 48 MHz output frequency.

Figure 3 shows a simplified diagram of the 32 KHz and the 48 MHz clock domains.




Figure 3. 32 KHz and 48 MHz Clock Domains (Simplified Diagram)

#### 2.3.3 32 KHz Domain

The 32 KHz clock domain, and the modules using it, are supplied by the Standby and Core power planes. Therefore, this clock domain is active whenever the  $V_{SB3}$  and  $V_{CORF}$  power supplies are on.

The 32 KHz clock domain is sourced by the CLOCKI32 pin. The clock signal from the CLOCKI32 pin passes through a Clock Filter. The 32 KHz clock domain signal is held low by the 32KVAL output of the Clock Filter until a valid 32.768 KHz clock is available at the CLOCKI32 pin. The 32 KHz clock domain signal starts toggling t<sub>32KW</sub> + t<sub>32KVAL</sub> after V<sub>SB3</sub> Power-Up (*Low-Frequency Clock Timing on page 132*).

#### 2.4 TESTABILITY SUPPORT

The PC87372 device supports two testing techniques:

- In-Circuit Testing (ICT)
- XOR Tree Testing

#### 2.4.1 ICT

The In-Circuit Testing (ICT) technique, also known as "bed-of-nails", injects logic patterns to the input pins of the devices mounted on the tested board. It then checks their outputs for the correct logic levels.

The PC87372 supports this testing technique by floating (putting in TRI-STATE) all the device pins. This prevents "backdriving" the PC87372 pins by the ICT tester when a device normally controlled by PC87372 is tested (device inputs are driven by the ICT tester).

To enter TRI-STATE mode, the  $\overline{TRIS}$  pin must be pulled low (by a 10 K $\Omega$  resistor to  $V_{SS}$ ), and the  $\overline{TEST}$  pin must be left unconnected after both  $V_{DD3}$  and  $V_{SB3}$  power supplies are turned on. In addition, the  $\overline{PCI\_RESET}$  pin must be held low for at least 10 ms (see VSB Power-Up Reset on page 129 and VDD Power-Up Reset on page 130). After  $\overline{PCI\_RESET}$  is deasserted, all the device output and I/O pins are floated (put in TRI-STATE); exceptions to this are the power supply pins ( $V_{DD3}$ ,  $V_{SB3}$ ,  $V_{SS}$ ,  $V_{CORF}$ ), analog pins ( $V_{SB5}$ , REF5V, REF5V\_STBY),  $\overline{RSMRST}$  and all "not connected" (N.C.) pins, which do not float in TRI-STATE mode.

# 2.4.2 XOR Tree Testing

When the PC87372 device is mounted on a board, it can be tested using the XOR Tree technique. This test also checks the correct connection of the device pins to the board.

To enter XOR Tree mode, the  $\overline{\text{TEST}}$  pin must be pulled low (by a 10 K $\Omega$  resistor to  $V_{SS}$ ), and the  $\overline{\text{TRIS}}$  pin must be left unconnected after both  $V_{DD3}$  and  $V_{SB3}$  power supplies are turned on. In addition, the  $\overline{\text{PCI\_RESET}}$  pin must be held low for at least 10 ms (see VSB Power-Up Reset on page 129 and VDD Power-Up Reset on page 130). After  $\overline{\text{PCI\_RESET}}$  is deasserted, the device pins (including the  $\overline{\text{PCI\_RESET}}$ ,  $\overline{\text{TRIS}}$  and  $\overline{\text{TEST}}$  pins) are connected in a XOR Tree configuration and are isolated from the internal PC87372 functions.

In XOR Tree mode, all PC87372 device pins are configured as inputs, except the last pin in the tree, which is the XOR\_OUT output. The buffer type of the input pins participating in the XOR tree, is IN<sub>T</sub> (Input, TTL compatible), regardless of the buffer type of these pins in normal device operation mode (see Section 1.4 on page 14). The input pins are chained through XOR gates, as shown in Figure 4. The power supply pins ( $V_{DD3}$ ,  $V_{SB3}$ ,  $V_{SS}$ ,  $V_{CORF}$ ), the analog pins ( $V_{SB5}$ , REF5V, REF5V\_STBY), RSMRST and all "not connected" pins (N.C.) are excluded from the XOR tree.




Figure 4. XOR Tree (Simplified Diagram)

The XOR tree starts with pin 32, continues incrementally with pin 33 (the next pin in ascending order) through pins 116, 1, and 28, and ends with pin 30 (XOR\_OUT).

The maximum propagation delay through the XOR tree, from pin 32 to XOR\_OUT is 200 ns.

# 3.0 Device Architecture and Configuration

The PC87372 device includes a collection of legacy and proprietary functional blocks. Each functional block is described in a separate chapter. This chapter describes the structure of the PC87372 device and provides all logical device specific information, including specific implementation of generic blocks, system interface and device configuration.

#### 3.1 OVERVIEW

The PC87372 consists of the following: up to eight logical devices, the host interface, the Glue Functions and a central set of configuration registers. All of these components are built around a central internal bus. The internal bus is similar to an 8-bit ISA bus protocol. See the Block Diagram on page 1, which illustrates the blocks and the internal bus.

The host, via the LPC Bus interface, can access the modules connected to the internal bus. This interface supports 8-bit I/O Read/Write and 8-bit DMA transactions of the LPC bus (see Section 4.2 on page 62).

The central configuration register set is ACPI compliant and supports PnP configuration. The configuration registers are structured as a subset of the Plug and Play Standard registers, defined in Appendix A of the Plug and Play ISA Specification, Revision 1.0a by Intel<sup>®</sup> and Microsoft<sup>®</sup>. All system resources assigned to the functional blocks (I/O address space, IRQ numbers and DMA channels) are configured in and managed by the central configuration register set. In addition, some function-specific parameters are configurable through the configuration registers and distributed to the functional blocks through special control signals.

#### 3.2 CONFIGURATION STRUCTURE AND ACCESS

The configuration structure is based on a set of banked registers that are accessed via a pair of specialized registers.

#### 3.2.1 The Index-Data Register Pair

Access to the PC87372 configuration registers is via an Index-Data register pair, using only two system I/O byte locations. The base address of this register pair is determined during reset according to the state of the hardware strapping option on the BADDR pin. Table 7 shows the selected base addresses as a function of BADDR.

	I/O Address		
BADDR	Index Register	Data Register	
1 (default)	2Eh	2Fh	
0	4Eh	4Fh	

Table 7. BADDR Strapping Options

The Index register is an 8-bit read/write register located at the selected base address (Base+0). It is used as a pointer to the configuration register file and holds the index of the configuration register that is currently accessible via the Data register. Reading the Index register returns the last value written to it (or the default of 00h after reset).

The Data register is an 8-bit register (Base+1) used as a data path to any configuration register. Accessing the Data register actually accesses the configuration register that is currently pointed to by the Index register.

# 3.2.2 Banked Logical Device Registers Structure

Each functional block is associated with a Logical Device Number (LDN). The configuration registers are grouped into banks, where each bank holds the standard configuration registers of the corresponding logical device. Table 8 shows the LDN values of the PC87372 functional blocks. Any value not listed is reserved.

Figure 5 shows the structure of the standard configuration register file. The LDN and PC87372 configuration registers are not banked and are accessed by the Index-Data register pair only, as described above. However, the device control and device configuration registers are duplicated over eight banks, corresponding to the eight logical devices. Therefore, accessing a specific register in a specific bank is performed by two-dimensional indexing, where the LDN register selects the bank (or logical device) and the Index register selects the register within the bank. Accessing the Data register while the Index register holds a value of 30h or higher actually accesses the configuration registers of the logical device selected by the LDN register and pointed to by the Index register.




Figure 5. Structure of Standard Configuration Register File

LDN	Functional Block
00h Floppy Disk Controller (FDC)	
01h	Parallel Port (PP)
03h	Serial Port (SP)
04h	System Wake-Up Control (SWC)
05h	Keyboard and Mouse Controller (KBC) - Mouse Interface
06h	Keyboard and Mouse Controller (KBC) - Keyboard Interface
07h	General-Purpose I/O (GPIO) Ports
09h	Fan Speed Monitor (FSM)

Table 8. Logical Device Number (LDN) Assignments

Write accesses to unimplemented registers (i.e., accessing the Data register while the Index register points to a non-existing register) are ignored. Read accesses return 00h on all addresses, except for 74h and 75h (DMA configuration registers), which returns 04h (indicating no DMA channel). The configuration registers are accessible immediately after reset.

# 3.2.3 Standard Configuration Register Definitions

In the registers below, any undefined bit is reserved. Unless otherwise noted, the following definitions also hold true:

- All registers are read/write.
- All reserved bits return 0 on reads, except where noted otherwise. To prevent unpredictable results, do not modify these bits. Use read-modify-write to prevent the values of reserved bits from being changed during write.
- Write-only registers must not use read-modify-write during updates.

## **Table 9. Standard General Configuration Registers**

Index	Register Name	Description
07h	Logical Device Number	This register selects the current logical device. See Table 8 for valid numbers. All other values are reserved.
20h-2Fh	PC87372 Configuration	PC87372 configuration registers and ID registers.

## **Table 10. Logical Device Activate Register**

Index	Register Name	Description	
30h	Activate	Bits 7-1: Reserved Bit 0: Logical device activation control (see Section 3.3 on page 36) 0: Disabled 1: Enabled	

# Table 11. I/O Space Configuration Registers

Index	Register Name	Description
60h	I/O Port Base Address Bits 15–8 Descriptor 0	Indicates selected I/O lower limit address bits 15–8 for I/O Descriptor 0.
61h	I/O Port Base Address Bits 7–0 Descriptor 0	Indicates selected I/O lower limit address bits 7–0 for I/O Descriptor 0.
62h	I/O Port Base Address Bits 15–8 Descriptor 1	Indicates selected I/O lower limit address bits 15–8 for I/O Descriptor 1.
63h	I/O Port Base Address Bits 7–0 Descriptor 1	Indicates selected I/O lower limit address bits 7–0 for I/O Descriptor 1.

**Table 12. Interrupt Configuration Registers** 

Index	Register Name	Description
70h	70h Interrupt Number	Indicates selected interrupt number.
	and Wake-Up on	Bits 7-5: Reserved.
	IRQ Enable	Bit 4: Enables a Power Management event (SIOPME) from the IRQ of the logical device. When enabled, IRQ assertion sets the respective XXX_IRQ_STS bit (XXX is MOD, MS or KBD) in the GPE1_STS_3 register (see Section 6.4.7 on page 89).
		0: Disabled (default)
		1: Enabled
		<b>Note:</b> If the BIOS routine that sets IRQ does not use a Read-Modify-Write sequence, it might reset bit 4. To ensure that the system wakes up, the BIOS must set bit 4 before the system goes to sleep.
		Bits 3-0: These bits select the interrupt number. A value of 1 selects IRQ1. A value of 15 selects IRQ15. IRQ0 is not a valid interrupt selection and represents no interrupt selection.
		<b>Note:</b> Avoid selecting the same interrupt number (except 0) for different Logical Devices, as it causes the PC87372 device to behave unpredictably.
71h	Interrupt Request Type Select	Indicates the type and polarity of the interrupt request number selected in the previous register. If a logical device supports only one type of interrupt, the corresponding bit is read only.
		Bits 7-2: Reserved.
		Bit 1: Polarity of interrupt request selected in previous register
		0: Low polarity
		1: High polarity
		Bit 0: Type of interrupt request selected in previous register
		0: Edge
		1: Level

**Table 13. DMA Configuration Registers** 

Index	Register Name	Description
74h	DMA Channel Select 0	Indicates selected DMA channel for DMA 0 of the logical device (0 is the first DMA channel if more than one DMA channel is used).
		Bits 7-3: Reserved.
		Bits 2-0: These select the DMA channel for DMA 0. The valid choices are 3-0, where:
		<ul> <li>A value of 0 selects DMA channel 0, 1 selects channel 1, etc.</li> <li>A value of 4 indicates that no DMA channel is active.</li> <li>The values 5-7 are reserved.</li> </ul>
		<b>Note:</b> Avoid selecting the same DMA channel (except 4) for different logical devices, as it causes the PC87372 device to behave unpredictably.
75h	DMA Channel Select 1	Indicates selected DMA channel for DMA 1 of the logical device (1 is the second DMA channel if more than one DMA channel is used).
		Bits 7-3: Reserved.
		Bits 2-0: These select the DMA channel for DMA 1. The valid choices are 3-0, where:
		<ul> <li>A value of 0 selects DMA channel 0, 1 selects channel 1, etc.</li> <li>A value of 4 indicates that no DMA channel is active.</li> <li>The values 5–7 are reserved.</li> </ul>
		<b>Note:</b> Avoid selecting the same DMA channel (except 4) for different logical devices, as it causes the PC87372 device to behave unpredictably.

Table 14. Special Logical Device Configuration Registers

Index	Register Name	Description
F0h-FFh	Logical Device Configuration	Special (vendor-defined) configuration options.

## 3.2.4 Standard Configuration Registers




Figure 6. Configuration Register Map

## **SuperI/O Configuration Registers**

The PC87372 configuration registers at indexes 20h (SuperI/O ID) and 27h (SuperI/O Revision ID) are used for part identification. The other configuration registers are used for global power management and selecting pin multiplexing options. For details, see Section 3.7 on page 39.

#### **Logical Device Control and Configuration Registers**

A subset of these registers is implemented for each logical device. See functional block descriptions in the following sections.

# **Control Registers**

The only implemented control register for each logical device is the Activate register at index 30h. Bit 0 of the Activate register controls the activation of the associated functional block. Activation enables access to the functional block's runtime registers and attaches its system resources, which are unassigned as long as it is not activated. Other effects may apply on a function-specific basis (such as clock enable and active pinout signaling). Access to the configuration register of the logical device is enabled even when the logical device is not activated.

# **Standard Configuration Registers**

The standard configuration registers manage the PnP resource allocation to the functional blocks. The I/O port base address descriptor 0 is a pair of registers at Index 60–61h that hold the first 16-bit base address for the register set of the functional block. An optional 16-bit second base-address (descriptor 1) at index 62–63h is used for logical devices with more than one continuous register set. Interrupt Number and Wake-Up on IRQ Enable (index 70h) and IRQ Type Select (index 71h) allocate an IRQ line to the block and control its type. DMA Channel Select 0 (index 74h) allocates a DMA channel to the block, where applicable. DMA Channel Select 1 (index 75h) allocates a second DMA channel, where applicable.

## **Vendor-Defined Logical Device Configuration Register**

The vendor-defined logical device registers start at index F0h and control function-specific parameters such as operation modes, power saving modes, pin TRI-STATE, clock rate selection and non-standard extensions to generic functions.

## 3.2.5 Default Configuration Setup

The default configuration setup of the PC87372 device is determined by the four reset types described in Section 2.2 on page 26. See the specific register descriptions for the bits affected by each reset source.

In the event of a V<sub>SB</sub> Power-Up reset, the following default configuration is set up:

- All lock bits in the configuration registers are reset (the protected bits are unlocked).
- All the unlocked bits in the configuration registers powered by the V<sub>SB3</sub> plane are reset to their default values.

In the event of a  $V_{DD}$  Power-Up (also induced by  $V_{SB}$  Power-Up reset) or Hardware reset, the PC87372 device wakes up with the following default configuration setup:

- The configuration base address is 2Eh or 4Eh, according to the BADDR strap pin value, as shown in Table 7 on page 30.
- All lock bits in the configuration registers are reset (the protected bits are unlocked).
- All the actions performed by the Software reset are executed.

If a Software reset occurs, the PC87372 device wakes up with the following default configuration setup:

- All the unlocked bits in the configuration registers powered by the V<sub>DD3</sub> plane are reset to their default values.
- All logical devices are disabled (the Activation bit is reset) and the V<sub>SB</sub>-powered logical devices (GPIO and SWC) remain functional but their registers cannot be accessed by the host.
- Standard configuration registers of all logical devices are set to their default values.
- National Semiconductor proprietary functions are not assigned with any default resources, and the default values of their base addresses are all 00h.
- All Legacy devices (Serial Port, Parallel Port, Floppy Disk Controller, Keyboard and Mouse Controller) and the FSM device are reset. Default values are loaded into the Legacy module runtime registers.

# 3.3 MODULE CONTROL

Module control is performed primarily through the Activation bit (bit 0 of index 30h) of each logical device.

#### 3.3.1 Module Enable/Disable

Module control is performed primarily through the Activation bit (bit 0 of index 30h) of each logical device. The operation of each module can be controlled by the host through the LPC bus.

Module enable/disable by the host through the LPC bus is controlled by the following bits:

- Activation bit (bit 0) in index 30h of the Standard configuration registers (see Section 3.2.3 on page 32)
- Fast Disable bit in SIOCF6 register; for the FDC, Parallel Port and Serial Port modules only (see Section 3.7.4 on page 41)
- Global Enable bit (GLOBEN) in SIOCF1 register (see Section 3.7.2 on page 40)

A module is enabled only if all of these bits are set to their "enable" value.

When a V<sub>DD3</sub>-powered module (FDC, Parallel Port, Serial Port, KBC, FSM) is disabled, the following takes place:

- The host system resources of the logical device (IRQ, DMA and runtime address range) are unassigned.
- Access to the standard- and device-specific Logical Device configuration registers through the LPC bus remains enabled.
- Access to the module's runtime registers through the LPC bus is disabled (transactions are ignored; SYNC cycle is not generated).
- The module's internal clock is disabled (the module is not functional) to lower the power consumption.

When a V<sub>SB3</sub>-powered module (GPIO and SWC) is disabled, the following takes place:

- The host system resources of the logical device (IRQ and runtime address range) are unassigned.
- Access to the standard and device specific Logical Device configuration registers through the LPC bus remains enabled.
- Access to the module's runtime registers through the LPC bus is disabled (transactions are ignored; SYNC cycle is not generated).
- The module is functional.

### 3.3.2 Floating Module Output

The pins of the Legacy modules (Serial Port, Parallel Port, Floppy Disk Controller, Keyboard and Mouse Controller) can be floated. When the TRI-STATE Control bit (bit 0) is set in the specific module configuration register (at index F0h of the specific Logical Device in the configuration space) **and** the module is disabled (see Section 3.3.1), the module output signals are floated and the I/O signals are configured as inputs (note that the logic level at the inputs is ignored by the module, which is disabled).

Figure 7 shows the control mechanism for floating the pins of a Legacy module.




Figure 7. Control of Floating Legacy Module Pins

#### 3.4 INTERNAL ADDRESS DECODING

A full 16-bit address decoding is applied when accessing the configuration I/O space as well as the registers of the functional blocks. However, the number of configurable bits in the base address registers varies for each logical device.

The lower 1, 2, 3, 4 or 5 address bits are decoded in the functional block to determine the offset of the accessed register within the logical device's I/O range of 2, 4, 8, 16 or 32 bytes, respectively. The rest of the bits are matched with the base address register to decode the entire I/O range allocated to the logical device. Therefore, the lower bits of the base address register are forced to 0 (read only), and the base address is forced to be 2, 4, 8, 16 or 32 byte-aligned, according to the size of the I/O range.

The base address of the FDC, Serial Port and KBC are limited to the I/O address range of 00h to 7FXh only (bits 15-11 are forced to 0). The Parallel Port base address is limited to the I/O address range of 00h to 3F8h. The addresses all of the non-legacy logical devices, including the FSM, SWC and GPIO, are configurable within the full 16-bit address range (up to FFFXh).

In some special cases, other address bits are used for internal decoding (such as bit 2 in the KBC and bit 10 in the Parallel Port). The KBC has two I/O base addresses with some implied dependency between them. For more details, see the description of the base address register for each logical device.

#### 3.5 PROTECTION

The PC87372 device provides features to protect the hardware configuration from changes made by application software running on the host.

The protection is activated by the software setting a "sticky" lock bit. Each lock bit protects a group of configuration bits located either in the same register or in different registers. When the lock bit is set, the lock bit and all the protected bits become read only and cannot be further modified by the host through the LPC bus. All the lock bits are reset by Power-Up reset, thus unlocking the protected configuration bits.

The bit locking protection mechanism is optional.

The protected groups of configuration bits are described below.

#### 3.5.1 Multiplexed Pins Configuration Lock

Protects the configuration of all the multiplexed device pins.

Lock bit: LOCKMCF in SIOCF1 register (Device Configuration).

Protected bits: IOWAIT in SIOCF1 register and all bits of the SIOCF2 register (Device Configuration).

#### 3.5.2 GPIO Ports Configuration Lock

Protects the configuration (but not the data) of all the GPIO Ports.

Lock bit: LOCKGCF in SIOCF1 register (Device Configuration).

Protected bits for each GPIO Port: All bits of GPCFG1, GPEVR, GPCFG2 and GPMODE registers except LOCKCFP bit

(Device Configuration).

#### 3.5.3 Fast Disable Configuration Lock

Protects the Fast Disable bits for all the Legacy modules.

Lock bit: LOCKFDS in SIOCF6 register (Device Configuration).

Protected bits: All bits of the SIOCF6 register, except General-Purpose Scratch bits and GLOBEN bit in SIOCF1 register

(Device Configuration).

#### 3.5.4 Clock Control Lock

Protects the Clock Generator control bits.

Lock bit: HFCGEN in CLOCKCF register (Device Configuration).

Protected bits: All bits of the CLOCKCF register (Device Configuration).

#### 3.5.5 GPIO Ports Lock

Protects the configuration and data of all the GPIO Ports.

Lock bit: LOCKCFP in GPCFG1 register, for each GPIO Port (Device Configuration).

Protected bits for each GPIO Port: PUPCTL, OUTTYPE and OUTENA in GPCFG1 register; all bits of the GPCFG2 register (Device Configuration); the corresponding bit (to the port pin) in GPDO and GPDIO registers (GPIO Ports).

#### 3.5.6 Fan Speed Configuration Lock

Protects the Fan Speed Monitor configuration bits.

Lock bit: LOCKFCF in FSMCF register (Device Configuration). Protected bits: All bits of the FSMCF register (Device Configuration).

### 3.5.7 SWC Configuration Lock

Protects the configuration of the SWC module, including the Keyboard and Mouse wake-up configuration.

Lock bit: LOCKSCF in SWC CTL register (System Wake-Up Control).

Protected bits: BLINK and GRN\_YLW bits in the SLEDCTL register;

all bits of the SWC\_CTL, ALEDCTL, LEDBLNK, KBDWKCTL, PS2CTL and

PS2KEY0-7 registers (System Wake-Up Control).

### 3.6 REGISTER TYPE ABBREVIATIONS

The following abbreviations are used to indicate the Register Type:

- R/W = Read/Write.
- R = Read from register (data written to this address is sent to a different register).
- W = Write (see above).
- RO = Read Only.
- WO = Write Only. Reading from the bit returns 0.
- R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
- R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

In the registers below, use one of the following methods to handle the reserved bits:

- Write 0 to reserved bits, unless another "required value" is specified. This method can be used for registers containing bits of all types.
- Use read-modify-write to preserve the values of the reserved bits. This method can be used only for registers containing bits of R/W, RO, R/W1C and R/W1S types.

#### 3.7 PC87372 CONFIGURATION REGISTERS

This section describes the PC87372 configuration and ID registers (i.e., registers with first level indexes in the range of 20h–2Fh). See Table 15 for a summary and directory of these registers.

**Table 15. SuperI/O Configuration Registers** 

Index	Mnemonic	Register Name	Power Well	Туре	Section
20h	SID	SuperI/O ID	V <sub>SB3</sub>	RO	3.7.13.7.1
21h	SIOCF1	SuperI/O Configuration 1	V <sub>DD3</sub>	Varies per bit	3.7.2
22h	SIOCF2	SuperI/O Configuration 2	V <sub>SB3</sub>	R/W or RO	3.7.3
23h-25h	Reserved				
26h	SIOCF6	SuperI/O Configuration 6	V <sub>DD3</sub>	Varies per bit	3.7.4
27h	SRID	SuperI/O Revision ID	V <sub>SB3</sub>	RO	3.7.5
28h	Reserved				
29h	CLOCKCF	Clock Generator Control	V <sub>SB3</sub>	Varies per bit	3.7.6
2Ah-2Fh	Reserved for	or National use			

### 3.7.1 SuperI/O ID Register (SID)

This register contains the identity number of the device family. The PC87372 family is identified by the value F0h.

Power Well: V<sub>SB3</sub>
Location: Index 20h
Type: RO

Bit	7	6	5	4	3	2	1	0
Name		Family ID						
Reset		F0h						

Bit	Description
7–0	Family ID. Identifies a family of devices with similar functionality but with different implemented options.

# 3.7.2 SuperI/O Configuration 1 Register (SIOCF1)

Power Well: V<sub>DD3</sub>
Location: Index 21h
Type: Varies per bit

Bit	7	6	5	4	3	2	1	0
Name	LOCKMCF	LOCKGCF	Reserved (must be '01')		IOWAIT		SWRST	GLOBEN
Reset	0	0	0	1	0	0	0	1

Bit	Туре	Description
7	R/W1S	<b>LOCKMCF (Lock Multiplexing Configuration).</b> When set to 1, this bit locks the configuration of registers SIOCF1 and SIOCF2 by disabling writing to all bits in these registers (including the LOCKMCF bit itself), except for the LOCKGCF, SWRST and GLOBEN bits in SIOCF1. Once set, this bit can be cleared by V <sub>DD3</sub> Power-Up reset (or Hardware reset).
		0: R/W bits are enabled for write (default)
	D 00/40	1: All bits are RO
6	R/W1S	<b>LOCKGCF</b> (Lock GPIO Pins Configuration). When set to 1, this bit locks the configuration registers of all GPIO pins (see Section 3.13.2 on page 56) by disabling writes to all their bits (including the LOCKGCF bit itself). The locked registers include the GPCFG1 (except LOCKCFP bit), GPEVR, GPCFG2 and GPMODE registers of all GPIO pins. Once set, this bit can be cleared by V <sub>DD3</sub> Power-Up reset (or Hardware reset).  0: R/W bits are enabled for write (default)
		1: All bits are RO
5-4	_	Reserved. These bits must be '01'.
3-2	R/W or RO	IOWAIT (Number of I/O Wait States). These bits set the number of wait states for I/O transactions through the LPC bus.
		Bits 3 2 Number of Wait States
		0 0: 0 (default) 0 1: 2 1 0: 6 1 1: 12
1	R/W	<b>SWRST (Software Reset).</b> When set to 1, this bit triggers the Software reset sequence (see Section 2.2.4 on page 27), after which it returns to 0. Read always returns 0. This bit is not influenced by the value of LOCKMCF.
		0: Inactive (default)
		1: Trigger the Software reset sequence
0	R/W or RO	<b>GLOBEN (Global Device Enable).</b> This bit makes it possible to disable all logical devices by setting a single bit (to 0). In addition, when the bit is set to 1, it enables the operation of all the logical devices of the PC87372, as long as the logical device is itself enabled (see Table 8 on page 31). The behavior of the different devices is explained in Section 3.3 on page 36.
		<ul> <li>0: All logical devices in the PC87372 device are forced to be disabled and their resources are released.</li> <li>1: Enables each PC87372 logical device that is itself enabled (default); see Section 3.3.1 on page 36.</li> </ul>

# 3.7.3 SuperI/O Configuration 2 Register (SIOCF2)

Power Well: V<sub>SB3</sub>
Location: Index 22h
Type: R/W or RO

Bit	7	6	5	4	3	2	1	0
Name	PMEPOL	PMETYPE	TACH2EN	TACH1EN	Reserved			GPIO03EN
Reset	0	0	0	0	0	0	0	0

Bit	Description
7	PMEPOL (SIOPME Polarity). Selects the polarity of the SIOPME signal.  0: SIOPME is active low (default)  1: SIOPME is active high
6	PMETYPE (SIOPME Buffer Type). Selects the output buffer type of the SIOPME pin.  0: Output is open-drain and the pull-up resistor is enabled (default)  1: Output is push-pull (the pull-up resistor is disabled)
5	TACH2EN (FANTACH2 Multiplex Control). Selects the function connected to pin 112.  0: GPIOE07 port: GPIO (default)  1: FANTACH2: FSM
4	TACH1EN (FANTACH1 Multiplex Control). Selects the function connected to pin 111.  0: GPIOE06 port: GPIO (default)  1: FANTACH1: FSM
3-1	Reserved.
0	GPIO03EN (GPIOE10-GPIOE13 Multiplex Control). Selects the functions connected to pins 113-116.  0: 5V_DDCSDA, 5V_DDCSCL, 3V_DDCSDA, 3V_DDCSCL: Glue Functions (default)  1: GPIOE10-GPIOE13 ports: GPIO

### 3.7.4 SuperI/O Configuration 6 Register (SIOCF6)

This register provides a fast way to disable one or more modules without having to access the Activate register of each (see Section 3.3.1 on page 36).

Power Well: V<sub>DD3</sub>
Location: Index 26h
Type: Varies per bit

Bit	7	6	5	4	3	2	1	0
Name	LOCKFDS	General-Purpose Scratch		Reserved	SERDIS	Reserved	PARPDIS	FDCDIS
Reset	0	0	0	0	0	0	0	0

Bit	Туре	Description
7		<b>LOCKFDS (Lock Fast Disable Configuration).</b> When set to 1, this bit locks itself, SERDIS, PARPDIS and FDCDIS bits in this register and GLOBEN bit in SIOCF1 register by disabling writing to all of these bits. Once set, this bit can be cleared by V <sub>DD3</sub> Power-Up reset (or Hardware reset).
		<ul><li>0: R/W bits are enabled for write (default)</li><li>1: All bits are RO</li></ul>
6-5	R/W	General-Purpose Scratch.
4	_	Reserved.

Bit	Туре	Description
3	R/W or RO	SERDIS (Serial Port Disable). When set to 1, this bit forces the Serial Port module to be disabled (and its resources released) regardless of the actual setting of its Activation bit (index 30).  0: Enabled or Disabled, according to Activation bit (default)  1: Disabled
2	_	Reserved.
1	R/W or RO	PARPDIS (Parallel Port Disable). When set to 1, this bit forces the Parallel Port module to be disabled (and its resources released) regardless of the actual setting of its Activation bit (index 30).  0: Enabled or Disabled, according to Activation bit (default)  1: Disabled
0	R/W or RO	FDCDIS (Floppy Disk Controller Disable). When set to 1, this bit forces the Floppy Disk Controller module to be disabled (and its resources released) regardless of the actual setting of its Activation bit (index 30).  0: Enabled or Disabled, according to Activation bit (default)  1: Disabled

### 3.7.5 SuperI/O Revision ID Register (SRID)

This register contains the ID number of the specific family member (Chip ID) and the chip revision number (Chip Rev). The PC87372 is identified by the value '000'. The Chip Rev is incremented on each revision.

Power Well: V<sub>SB3</sub> Location: Index 27h

RO

Type:

Bit	7	6	5	4	3	2	1	0	
Name	Chip ID			Chip Rev					
Reset	0	0	0	Х	Х	Х	Х	Х	

Bit	Description
7-5	Chip ID. These bits identify a specific device of a family.
4-0	Chip Rev. These bits identify the device revision.

# 3.7.6 Clock Generator Control Register (CLOCKCF)

Power Well: V<sub>SB3</sub>
Location: Index 29h
Type: Varies per bit

Bit	7	6	5	4	3	2	1	0
Name	HFCGEN	Reserved		CKVALID	Reserved			
Reset	0	0	0	0	0	0	0	0

Bit	Туре	Description
7	R/W1S	<b>HFCGEN (Clock Generator Enable).</b> When set to 1, this bit enables the operation of the Clock Generator, and locks the configuration register CLOCKCF by disabling writing to all its bits (including to the HFCGEN bit itself). Once set, this bit can be cleared by V <sub>DD3</sub> Power-Up reset (or Hardware reset).
		0: Clock Generator disabled; the R/W bits are enabled for write (default).
		1: Clock Generator enabled; all the bits are RO.
6-5	_	Reserved.
4	RO	<b>CKVALID (Valid Clock Generator, Clock Status).</b> This bit indicates the status of the on-chip, 48 MHz Clock Generator and controls the generator output clock signal. The PC87372 modules using this clock may be enabled (see Section 3.3.1 on page 36) only after this bit is read high (generator clock is valid). 0: Generator output clock frozen (default)
		1: Generator output clock active (stable and toggling)
3-0	_	Reserved.

### 3.8 FLOPPY DISK CONTROLLER (FDC) CONFIGURATION

### 3.8.1 General Description

The generic FDC is a standard FDC with a digital data separator and is DP8473 and N82077 software compatible. The PC87372 FDC supports 14 of the 17 standard FDC signals described in the generic Floppy Disk Controller (FDC) chapter, including the following (see Section 9.1 on page 110):

- FM and MFM modes are supported. To select either mode, set bit 6 of the first command byte when writing to/reading
  from a diskette, where:
  - $0 = FM \mod e$
  - 1 = MFM mode
- A logic 1 is returned during LPC I/O read cycles by all register bits reflecting the state of floating (TRI-STATE) FDC pins.

Exceptions to standard FDC are:

- Automatic media sense using MSEN0 and MSEN1 signals is not supported.
- DRATE1 is not supported.
- DR1 is not supported.
- MTR1 is not supported.

The FDC functional block registers are shown in Section 9.1 on page 110. All of these registers are  $V_{DD3}$  powered.

### 3.8.2 Logical Device 0 (FDC) Configuration

Table 16 lists the configuration registers that affect the FDC. Only the last two registers (F0h and F1h) are described here. See Section 3.2.3 on page 32 for descriptions of the other configuration registers. All of these registers are V<sub>DD3</sub> powered.

**Table 16. FDC Configuration Register** 

Index	Configuration Register or Action	Туре	Power Well	Reset
30h	Activate (see Section 3.3.1 on page 36)	R/W	V <sub>DD3</sub>	00h
60h	Base Address MSB register. Bits 7-3 (for A15-11) are read only, '00000'.	R/W	V <sub>DD3</sub>	03h
61h	Base Address LSB register. Bits 2 and 0 (for A2 and A0) are read only, '00'.	R/W	V <sub>DD3</sub>	F2h
70h	Interrupt Number and Wake-Up on IRQ Enable register	R/W	V <sub>DD3</sub>	06h
71h	Interrupt Type. Bit 1 is read/write; other bits are read only.	R/W	V <sub>DD3</sub>	03h
74h	DMA Channel Select	R/W	V <sub>DD3</sub>	02h
75h	Report no second DMA assignment	RO	V <sub>DD3</sub>	04h
F0h	FDC Configuration register	R/W	V <sub>DD3</sub>	24h
F1h	Drive ID register	R/W	V <sub>DD3</sub>	00h
F8h	FDC Configuration register (mirror of the register at index F0h)	R/W	V <sub>DD3</sub>	24h

# 3.8.3 FDC Configuration Register

This register is reset to 24h.

Power Well: V<sub>DD3</sub>

Location: Indexes F0h and F8h

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	Reserved	TDR Register Mode	DENSEL Polarity Control	FDC 2Mbps Enable	Write Protect	PC-AT or PS/2 Drive Mode Select		TRI-STATE Control
Reset	0	0	1	0	0	1	0	0

Bit	Description
7	Reserved.
6	TDR Register Mode. 0: PC-AT-Compatible Drive mode; i.e., bits 7-2 of the TDR are '111111' (default) 1: Enhanced Drive mode
5	DENSEL Polarity Control.  0: Active low for 500 Kbps or 1 or 2 Mbps data rates  1: Active high for 500 Kbps or 1 or 2 Mbps data rates (default)
4	FDC 2Mbps Enable. This bit is set only when a 2 Mbps drive is used.  0: 2 Mbps disabled and the FDC clock is 24 MHz (default)  1: 2 Mbps enabled and the FDC clock is 48 MHz
3	<ul> <li>Write Protect. This bit enables forcing of write protect functionality by software. When set, writes to the floppy disk drive are disabled. This effect is identical to an active WP signal.</li> <li>0: Write protected according to WP signal (default)</li> <li>1: Write protected regardless of value of WP signal</li> </ul>
2	PC-AT or PS/2 Drive Mode Select.  0: PS/2 Drive mode  1: PC-AT Drive mode (default)
1	Reserved.
0	TRI-STATE Control. When this bit is set to 1 and the logical device is inactive, the logical device output pins are in TRI-STATE (see Section 3.3.2 on page 37).  0: Normal outputs (default)  1: TRI-STATE outputs when the logical device is inactive

### 3.8.4 Drive ID Register

This register is reset to 00h. This register controls bits 5 and 4 of the TDR register in Enhanced mode.

Power Well: V<sub>DD3</sub> Location: Index F1h Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	Reserved				Drive	1 ID	Drive	0 ID
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-4	Reserved.
3-2	Drive 1 ID. When drive 1 is accessed, these bits are reflected on bits 5-4 of the TDR register, respectively.
1-0	Drive 0 ID. When drive 0 is accessed, these bits are reflected on bits 5-4 of the TDR register, respectively.

**Usage Hints:** Some BIOS implementations support FDDs with automatic media sense; in this case, bit 5 of TDR register in Enhanced mode is interpreted as valid media sense when it is cleared to 0. If drive 0 and/or drive 1 do not support automatic media sense, bits 1 and/or 3 of the Drive ID register must be set to 1 (to indicate non-valid media sense). When Drive 0 or Drive 1 is selected, the Drive ID bit is reflected on bit 5 of TDR register in Enhanced mode.

# 3.9 PARALLEL PORT (PP) CONFIGURATION

### 3.9.1 General Description

The PC87372 Parallel Port supports all IEEE1284 standard communication modes: Compatibility (also known as Standard or SPP), Bi-directional (known also as PS/2), FIFO, EPP (also known as mode 4) and ECP (with an optional Extended ECP mode).

The Parallel Port includes two groups of runtime registers (see Section 9.2 on page 112):

- A group of 21 registers at first level offset, sharing 14 entries. Three of these registers (at offsets 403h, 404h and 405h) are used only in Extended ECP mode.
- A group of four registers, used only in Extended ECP mode, is accessed by a second level offset.

The desired mode is selected by the ECR runtime register (offset 402h). The selected mode determines which runtime registers are used and which address bits are used for the base address. The Parallel Port functional block registers are shown in Section 9.2 on page 112. All of these registers are  $V_{DD3}$  powered.

### 3.9.2 Logical Device 1 (PP) Configuration

Table 17 lists the configuration registers that affect the Parallel Port. Only the last register (F0h) is described here. See Section 3.2.3 on page 32 for descriptions of the other configuration registers. All of these registers are V<sub>DD3</sub> powered.

**Table 17. Parallel Port Configuration Registers** 

Index	Configuration Register or Action	Type	Power Well	Reset
30h	Activate (see Section 3.3.1 on page 36)	R/W	V <sub>DD3</sub>	00h
60h	Base Address MSB register. Bits 7-3 (for A15-11) are read only, '00000'. Bit 2 (for A10) must be '0'.	R/W	V <sub>DD3</sub>	02h
61h	Base Address LSB register. Bits 1 and 0 (A1 and A0) are read only, '00'. For ECP mode 4 (EPP) or when using Extended registers, bit 2 (A2) must also be '0'.	R/W	V <sub>DD3</sub>	78h
70h	Interrupt Number and Wake-Up on IRQ Enable register	R/W	V <sub>DD3</sub>	07h
71h	Interrupt Type: - Bits 7-2 are read only Bit 1 is a read/write bit Bit 0 is read only. It reflects the interrupt type dictated by the Parallel Port operation mode. This bit is set to 1 (level interrupt) in Extended mode and cleared (edge interrupt) in all other modes.	R/W	V <sub>DD3</sub>	02h
74h	DMA Channel Select	R/W	V <sub>DD3</sub>	04h
75h	Report no second DMA assignment	RO	V <sub>DD3</sub>	04h
F0h	Parallel Port Standard Configuration register	R/W	V <sub>DD3</sub>	F2h
F8h	Parallel Port Modified Configuration register	R/W	V <sub>DD3</sub>	07h

# 3.9.3 Parallel Port Standard Configuration Register

This register is reset to F2h.

Power Well: V<sub>DD3</sub>
Location: Index F0h
Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	Parall	el Port Mode	Select	Extended Register Access	Rese	erved	Power Mode Control	TRI-STATE Control
Reset	1	1	1	1	0	0	1	0

Bit	Description					
7-5	Parallel Port Mode Select. The mode selected by writing to these bits, is reflected by bits 3-0 in the Parallel Port Modified Configuration Register (see Section 3.9.4 on page 49).					
	Bits 7 6 5 Mode 0 0 0: SPP-Compatible mode. PD7-0 are always output signals 0 0 1: SPP Extended mode. PD7-0 direction is controlled by software 0 1 0: EPP 1.7 mode 0 1 1: EPP 1.9 mode 1 0 0: ECP mode (IEEE1284 register set), with no support for EPP mode 1 0 1: Reserved 1 1 0: Reserved 1 1 1: ECP mode (IEEE1284 register set), with EPP mode selectable as mode "100" (default) Selection of EPP 1.7 or 1.9 in ECP mode "100" is controlled by bit 4 of the Control2 configuration register of the Parallel Port at offset 02h.  Note: Before setting bits 7-5, enable the Parallel Port and set CTR/DCR (at base address + 2) to C4h.					
4	Extended Register Access.					
	0: Registers at base (address) + 403h, base + 404h and base + 405h are not accessible (reads and writes are ignored)					
	1: Registers at base (address) + 403h, base + 404h and base + 405h are accessible. This option supports runtime configuration within the Parallel Port address space (default).					
3-2	Reserved.					
1	Power Mode Control. When the logical device is active:  0: Parallel Port clock disabled. ECP modes and EPP time-out are not functional when the logical device is active. Registers are maintained.  1: Parallel Port clock enabled. All operation modes are functional when the logical device is active (default).					
0						

# 3.9.4 Parallel Port Modified Configuration Register

This register is reset to 07h.

Power Well: V<sub>DD3</sub>
Location: Index F8h
Type: R/W

Bit	7	6	5	4	3	2	1	0	
Name	Reserved				Reserved Parallel Port Mode Select				
Reset	0	0	0	0	0	1	1	1	

Bit		Description									
7-4	Reserved.										
3-0		rt Mode Select. The mode selected by writing to these bits, is reflected by bits 7-5 in the Parallel ard Configuration Register (see Section 3.9.3 on page 48).									
	Bits 3 2 1 0	Mode									
		SPP Extended mode. PD7-0 direction is controlled by software									
	0 0 1 0:	•									
	0 1 0 0:	ECP mode (IEEE1284 register set), with no support for EPP mode									
	1 0 0 0:										
	0 1 1 1:	ECP mode (IEEE1284 register set), with EPP mode selectable as mode "0100" (default)									
	1 0 1 0:	EPP 1.7 mode									
	Other:	Reserved (writing a reserved value causes unpredictable behavior of the Parallel Port)									
		f EPP 1.7 or 1.9 in ECP mode "0100" is controlled by bit 4 of Control2 configuration register of the rt at offset 02h.									
	Note: Befo	re setting bits 3-0, enable the Parallel Port and set CTR/DCR (at base address + 2) to C4h.									

### 3.10 SERIAL PORT CONFIGURATION

### 3.10.1 General Description

The Serial Port provides UART functionality by supporting serial data communication with a remote peripheral device or a modem. The functional blocks can function as a standard 16450 or 16550 or as an Extended UART.

The Serial Port includes four register banks, each containing eight runtime registers, as shown in Section 9.3 on page 115. All the registers are  $V_{DD3}$  powered.

### 3.10.2 Logical Device 3 (SP) Configuration

Table 18 lists the configuration registers that affect the Serial Port. Only the last register (F0h) is described here. See Section 3.2.3 on page 32 for descriptions of the other configuration registers. All these registers are  $V_{DD3}$  powered.

**Table 18. Serial Port Configuration Registers** 

Index	Configuration Register or Action	Туре	Power Well	Reset
30h	Activate (see Section 3.3.1 on page 36)	R/W	V <sub>DD3</sub>	00h
60h	Base Address MSB register. Bits 7-3 (for A15-11) are read only, '00000'.	R/W	V <sub>DD3</sub>	03h
61h	Base Address LSB register. Bits 2-0 (for A2-0) are read only, '000'.	R/W	V <sub>DD3</sub>	F8h
70h	Interrupt Number and Wake-Up on IRQ Enable register	R/W	V <sub>DD3</sub>	04h
71h	Interrupt Type. Bit 1 is R/W; other bits are read only.	R/W	V <sub>DD3</sub>	03h
74h	Report no DMA Assignment	RO	V <sub>DD3</sub>	04h
75h	Report no DMA Assignment	RO	V <sub>DD3</sub>	04h
F0h	Serial Port Configuration register	R/W	V <sub>DD3</sub>	02h

# 3.10.3 Serial Port Configuration Register

This register is reset to 02h.

Power Well: V<sub>DD3</sub>
Location: Index F0h
Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	Bank Select Enable		Rese	erved		Busy Indicator	Power Mode Control	TRI-STATE Control
Reset	0	0	0	0	0	0	1	0

Bit	Description
7	Bank Select Enable. Enables bank switching for the Serial Port.
	0: All attempts to access the extended registers in the Serial Port are ignored (default)
	1: Enables bank switching for the Serial Port
6-3	Reserved.
2	<b>Busy Indicator.</b> This read-only bit can be used by power management software to decide when to power down the Serial Port logical device.
	0: No transfer in progress (default)
	1: Transfer in progress
1	Power Mode Control. The logical device can be active in two modes:
	0: Low Power mode: When the logical device is active in Low Power mode,
	- The Low Serial Port clock is disabled.
	<ul> <li>The output signals are set to their default states.</li> <li>The RI input signal can be programed to generate an interrupt.</li> </ul>
	<ul> <li>Registers are maintained (unlike the activation bit in Index 30h, which also prevents access to the Serial Port registers).</li> </ul>
	1: Normal Power mode: When the logical device is active in Normal Power mode,
	- Serial Port clock enabled.
	- Serial Port is functional when the logical device is active (default).
0	<b>TRI-STATE Control.</b> When this bit is set to 1 and the logical device is inactive, the logical device output pins are in TRI-STATE (see Section 3.3.2 on page 37).
	0: Normal outputs (default)
	1: TRI-STATE outputs when the logical device is inactive

# 3.11 SYSTEM WAKE-UP CONTROL (SWC) CONFIGURATION

### 3.11.1 General Description

System Wake-Up Control provides wake-up and power management functionality according to the ACPI specification (see Section 6.1 on page 70). Its registers are  $V_{SB3}$  powered.

### 3.11.2 Logical Device 4 (SWC) Configuration

Table 19 lists the configuration registers that affect the SWC. See Section 3.2.3 on page 32 for a detailed description of these registers. All these registers are  $V_{DD3}$  powered.

Table 19. System Wake-Up Control (SWC) Configuration Registers

Index	Configuration Register or Action	Туре	Power Well	Reset
30h	Activate. When bit 0 is cleared, the runtime registers of this logical device are not accessible (see Section 3.3.1 on page 36). <sup>1</sup>	R/W	V <sub>DD3</sub>	00h
60h	SWC Base Address MSB register	R/W	V <sub>DD3</sub>	00h
61h	SWC Base Address LSB register. Bits 3-0 (for A3-0) are read only, '0000'.	R/W	V <sub>DD3</sub>	00h
62h	GPE1_BLK Base Address MSB register	R/W	V <sub>DD3</sub>	00h
63h	GPE1_BLK Base Address LSB register. Bits 3-0 (for A3-0) are read only, '0000'.	R/W	V <sub>DD3</sub>	00h
70h	Interrupt Number	R/W	V <sub>DD3</sub>	00h
71h	Interrupt Type. Bit 1 is read/write. Other bits are read only	R/W	V <sub>DD3</sub>	03h
74h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
75h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h

<sup>1.</sup> The logical device runtime registers are maintained and all wake-up detection mechanisms are functional.

# 3.12 KEYBOARD AND MOUSE CONTROLLER (KBC) CONFIGURATION

### 3.12.1 General Description

The KBC is implemented physically as a single hardware module and houses two separate logical devices: a Mouse controller (Logical Device 5) and a Keyboard controller (Logical Device 6). The KBC is functionally equivalent to the industry standard 8042A Keyboard controller. Technical references for the standard 8042A Keyboard Controller may serve as detailed technical references for the KBC.

The Keyboard and Mouse Controller runtime registers are described in Section 9.4 on page 119. All the registers are  $V_{DD3}$  powered.

### 3.12.2 Logical Devices 5 and 6 (Mouse and Keyboard) Configuration

Tables 20 and 21 list the configuration registers that affect the Mouse and Keyboard logical devices. Only the last register (F0h) is described here. See Section 3.2.3 on page 32 for descriptions of the other configuration registers. The KBC module is activated and the access to the runtime registers (pointed at by the base addresses at indexes 60h-63h) is enabled when either the Mouse logical device (5) or the Keyboard logical device (6) is activated (by setting the activation bit at index 30h). Because the IRQ configuration resources are separate for each logical device (Mouse or Keyboard), the specific logical device must be activated to enable its IRQ resources. All of these registers are  $V_{DD3}$  powered, with the exception of the KBC Configuration register (F0h), which is both  $V_{DD3}$  and  $V_{SB3}$  powered.

**Table 20. Mouse Configuration Registers** 

Index	Mouse Configuration Register or Action	Туре	Power Well	Reset
30h	Activate (see Section 3.2.3 on page 32). When the Mouse of the KBC is inactive, the IRQ selected by the Mouse Interrupt Number and Wake-Up on IRQ Enable register (index 70h) are not asserted.	R/W	V <sub>DD3</sub>	00h
70h	Mouse Interrupt Number and Wake-Up on IRQ Enable register	R/W	V <sub>DD3</sub>	0Ch
71h	Mouse Interrupt Type. Bits 1,0 are read/write; other bits are read only.	R/W	V <sub>DD3</sub>	02h
74h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
75h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h

**Table 21. Keyboard Configuration Registers** 

Index	Keyboard Configuration Register or Action	Type	Power Well	Reset
30h	Activate (see Section 3.2.3 on page 32). When the Keyboard of the KBC is inactive, the IRQ selected by the Keyboard Interrupt Number and Wake-Up on IRQ Enable register (index 70h) are not asserted.	R/W	V <sub>DD3</sub>	00h
60h	Base Address MSB register. Bits 7-3 (for A15-11) are read only, '00000'.	R/W	V <sub>DD3</sub>	00h
61h	Base Address LSB register. Bits 2-0 (for A2-0) are read-only, '000'.	R/W	V <sub>DD3</sub>	60h
62h	Command Base Address MSB register. Bits 7-3 (for A15-11) are read only, '00000'.	R/W	V <sub>DD3</sub>	00h
63h	Command Base Address LSB. Bits 2-0 (for A2-0) are read-only, '100'.	R/W	V <sub>DD3</sub>	64h
70h	KBD Interrupt Number and Wake-Up on IRQ Enable register	R/W	V <sub>DD3</sub>	01h
71h	KBD Interrupt Type. Bits 1,0 are read/write; others are read only.	R/W	V <sub>DD3</sub>	02h
74h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
75h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
F0h	KBC Configuration register	R/W	V <sub>DD3</sub> /V <sub>SB3</sub>	40h

### 3.12.3 KBC Configuration Register

This register is reset to 40h.

Power Well: V<sub>DD3</sub> and V<sub>SB3</sub> (see Note 1)

Location: Index F0h
Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	KBC Clo	ck Source	Rese	erved	SWAP <sup>1</sup>	Rese	Reserved	
Reset	0	1	0	0	0	0	0	0
Required						0		

1. This bit is powered from the  $\rm V_{SB3}$  well and is reset by  $\rm V_{SB3}$  Power-Up reset.

Bit	Description				
7-6	KBC Clock Source. The clock source can be changed only when the KBC is inactive (disabled).				
	Bits 7 6 Source				
	0 0: 8 MHz 0 1: 12 MHz (default) 1 0: 16 MHz 1 1: Reserved				
5-4	Reserved.				
3	<b>SWAP (Swap Keyboard and Mouse Inputs).</b> When this bit is set, the keyboard signals (KBCLK and KBDAT) a swapped with the mouse signals (MCLK and MDAT). This bit is used both by the KBC module and by the Ke board/Mouse Wake-Up Detector in the SWC module. This bit is reset to the default value by V <sub>SB3</sub> Power-Up resonly.				
	0: No swapping (default)				
	1: Swaps the keyboard and mouse signals				
2-1	Reserved.				
0	<b>TRI-STATE Control</b> . When this bit is set, the Keyboard pins (KBCLK, KBDAT) and the Mouse pins (MCLK, MDAT) are in TRI-STATE (see Section 3.3.2 on page 37), if both the Keyboard and the Mouse logical devices are inactive.				
	0: Normal outputs (default)				
	1: TRI-STATE outputs when the Keyboard and the Mouse logical devices are inactive				

### **Usage Hints:**

- 1. To change the clock frequency of the KBC:
  - a. Disable the KBC logical devices.
  - b. Change the frequency setting.
  - c. Enable the KBC logical devices.
- 2. Before swapping between the Keyboard and Mouse Interface pins, disable the KBC logical devices and their pins. After swapping, the software must issue a synchronization command to the Keyboard and Mouse through the KBC to regain synchronization with these devices.

## 3.13 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION

#### 3.13.1 General Description

The GPIO functional block includes 13 pins arranged in two ports:

- Port 0 contains eight GPIOE pins (i.e., GPIO pins with event detection).
- Port 1 contains four GPIOE pins and one GPIO pin.

The pins of Ports 0 and 1 have full event detection capability (see Section 1.3 on page 13), enabling them to trigger an IRQ. In addition, through the SWC functional block, the pins of Ports 0 and 1 can trigger the SIOPME signal. An exception is the GPIO14 pin of Port 1, which has no event detection and therefore cannot trigger IRQ or SIOPME.

All 13 GPIO pins are powered from the  $V_{SB3}$  well. The 10 runtime registers associated with the two ports are arranged in the GPIO address space as shown in Table 22. Each GPIO port with wake-up event detection capability has five runtime registers. The GPIO base address is 32-byte aligned. Address bits 4-0 are used to indicate the register offset.

The specific runtime registers implemented in the PC87372 devices are shown in Table 22. All of these registers are V<sub>SB3</sub> powered.

Table 22. Runtime Registers in GPIO Address Space

					Туре	
Offset	Mnemonic	Register Name	Port	Power Well	SEPDIO <sup>1</sup> = 1	SEPDIO = 0
00h	GPDO0	GPIO Data Out 0	0	V <sub>SB3</sub>	R/W	RO
01h	GPDI0	GPIO Data In 0		V <sub>SB3</sub>	RO	RO
02h	GPEVEN0	GPIO Event Enable 0		V <sub>SB3</sub>	R/W	RO
03h	GPEVST0	GPIO Event Status 0		V <sub>SB3</sub>	R/W1C	RO
04h	GPDO1	GPIO Data Out 1	1	V <sub>SB3</sub>	R/W	RO
05h	GPDI1	GPIO Data In 1		V <sub>SB3</sub>	RO	RO
06h	GPEVEN1	GPIO Event Enable 1		V <sub>SB3</sub>	R/W	RO
07h	GPEVST1	GPIO Event Status 1		V <sub>SB3</sub>	R/W1C	RO
15h	GPDIO0	GPIO Data In/Out 0	0	V <sub>SB3</sub>	R/W	R/W
16h	GPDIO1	GPIO Data In/Out 1	1	V <sub>SB3</sub>	R/W	R/W

<sup>1.</sup> See Section 3.13.7 on page 59

### 3.13.2 Logical Device 7 (GPIO) Configuration

Table 23 lists the configuration registers that affect the GPIO. Only the last five registers (F0h-F3h and F8h) are described here. See Section 3.2.3 on page 32 for a detailed description of the other configuration registers. The standard configuration registers are powered by  $V_{DD3}$ ; however, the specific configuration registers are powered by  $V_{SB3}$ .

**Table 23. GPIO Configuration Register** 

Index	Configuration Register or Action	Туре	Power Well	Reset
30h	Activate (see Section 3.2.3 on page 32)	R/W	V <sub>DD3</sub>	00h
60h	Base Address MSB register	R/W	V <sub>DD3</sub>	00h
61h	Base Address LSB register. Bits 4-0 (for A4-0) are read-only, '00000'.	R/W	V <sub>DD3</sub>	00h
70h	Interrupt Number and Wake-Up on IRQ Enable register	R/W	V <sub>DD3</sub>	00h
71h	Interrupt Type. Bit 1 is read/write. Other bits are read only.	R/W	V <sub>DD3</sub>	03h
74h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
75h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
F0h	GPIO Pin Select register (GPSEL)	R/W	V <sub>SB3</sub>	00h
F1h	GPIO Pin Configuration register 1 (GPCFG1)	Varies per bit	V <sub>SB3</sub>	00h
F2h	GPIO Pin Event Routing register (GPEVR)	R/W or RO	V <sub>SB3</sub>	00h
F3h	GPIO Pin Configuration register 2 (GPCFG2)	R/W or RO	V <sub>SB3</sub>	00h
F8h	GPIO Mode Select register (GPMODE)	R/W or RO	V <sub>SB3</sub>	01h

Figure 8 shows the organization of registers GPCFG1-2, GPEVR and GPMODE:




Figure 8. Organization of GPIO Pin Registers GPCFG1-2, GPEVR and GPMODE

### 3.13.3 GPIO Pin Select Register (GPSEL)

This register selects the GPIO pin (port number and bit number) to be configured (i.e., which register is accessed via the GPIO pin configuration registers). GPSEL is reset to 00h.

Power Well: V<sub>SB3</sub>
Location: Index F0h
Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	Rese	erved	POR	TSEL	Reserved	PINSEL		
Reset	0	0	0	0	0	0	0	0

Bit	Description							
7-6	Reserved.							
5-4	PORTSEL (Port Select). These bits select the GPIO port to be configured: 00: Port 0 (default) 01: Port 1 (all other values are reserved)							
3	Reserved.							
2-0	PINSEL (Pin Select). These bits select the GPIO pin of the selected port to be configured:  000: Pin 0 (default)  001-111: Binary value of pin numbers 1-7, respectively							

### 3.13.4 GPIO Pin Configuration Register 1 (GPCFG1)

This register reflects, for both read and write, the register currently selected by the GPIO Pin Select register. All of the GPIO pin configuration registers have a common bit structure, as shown below. An exception to this is GPIO14 pin of Port 1, which lacks the EVDBNC, EVPOL and EVTYPE bits (the bits are reserved). All of the GPCFG1 registers are reset to 00h.

Power Well: V<sub>SB3</sub>
Location: Index F1h
Type: Varies per bit

Bit	7	6	5	4	3	2	1	0
Name	Reserved	EVDBNC <sup>1</sup>	EVPOL <sup>1</sup>	EVTYPE <sup>1</sup>	LOCKCFP	PUPCTL	OUTTYPE	OUTENA
Reset	0	0	0	0	0	0	0	0

1. This bit is reserved for the GPIO14 pin in Port 1.

Bit	Туре	Description
7	_	Reserved.
6		EVDBNC (Event Debounce Enable). This bit enables the debounce circuit in the event input path of the selected GPIO pin. The event is detected after a predetermined debouncing period (see Section 5.3 on page 65).  0: Disabled (default)  1: Enabled
5		EVPOL (Event Polarity). This bit defines the polarity of the wake-up signal that issues an event from the selected GPIO pin (see Section 5.3 on page 65).  0: Falling edge or low level input (default)  1: Rising edge or high level input

Bit	Туре	Description
4	R/W or RO	EVTYPE (Event Type). This bit defines the type of the wake-up signal that issues an event from the selected GPIO pin (see Section 5.3 on page 65).  0: Edge input (default)  1: Level input
3	R/W1S	<b>LOCKCFP (Lock Configuration of Pin)</b> . When set to 1, this bit locks the GPIO pin configuration and data (see also Section 5.4 on page 67) by disabling writing to itself, to GPCFG1 register bits PUPCTL, OUTTYPE and OUTENA, to all of the bits of GPCFG2 register and to the corresponding bit in GPDO and GPDIO registers. Once set, this bit can be cleared by V <sub>DD3</sub> Power-Up reset (or Hardware reset).
		O: R/W bits are enabled for write (default)  1: All bits are RO
2	R/W or RO	PUPCTL (Pull-Up Control). This bit controls the internal pull-up resistor of the selected GPIO pin (see Section 5.2 on page 64).
		Disabled (default)     Enabled
1	R/W or RO	<b>OUTTYPE (Output Type).</b> This bit controls the output buffer type of the selected GPIO pin (see Section 5.2 on page 64).
		0: Open-drain (default) 1: Push-pull
0	R/W or RO	<b>OUTENA (Output Enable).</b> This bit controls the output buffer of the selected GPIO pin (see Section 5.2 on page 64).
		0: TRI-STATE (default) 1: Output buffer enabled

### 3.13.5 GPIO Event Routing Register (GPEVR)

This register enables the routing of the GPIO event (see Section 5.3.2 on page 66) to an IRQ. An exception to this is GPIO14 pin of Port 1, which lacks the GPEVR register (the register is reserved). GPEVR is reset to 00h.

Power Well: V<sub>SB3</sub>
Location: Index F2h
Type: R/W or RO

Bit	7	6	5	4	3	2	1	0
Name	Reserved							
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-1	Reserved.
0	<b>EV2IRQ (Event to IRQ Routing).</b> Controls the routing of the event from the selected GPIO pin to IRQ (see Section 5.3.2 on page 66).
	0: Disabled (default)
	1: Enabled

### 3.13.6 GPIO Pin Configuration Register 2 (GPCFG2)

This register controls the connection of the GPIO pin to a  $V_{DD}$ -powered load. An exception to this is GPIO14 pin of Port 1, which lacks the GPCFG2 configuration register (the register is reserved and the pin is configured for  $V_{SB3}$ -powered load). GPCFG2 is reset to 00h.

Power Well: V<sub>SB3</sub>
Location: Index F3h
Type: R/W or RO

Bit	7	6	5	4	3	2	1	0	
Name	Reserved			VDDLOAD	Reserved				
Reset	0	0	0	0	0	0	0	0	

Bit	Description
7-5	Reserved.
4	<b>VDDLOAD (V<sub>DD3</sub>-Powered Load).</b> This bit indicates that the selected GPIO pin is connected to a device powered by V <sub>DD3</sub> . The input and output buffers (including the internal pull-up) of the selected GPIO pin are disabled whenever V <sub>DD3</sub> power to the PC87372 device falls below a certain value (see Section 10.1.5 on page 122).
	0: GPIO pin connected to a V <sub>SB3</sub> -powered load (default): The configuration and data of the GPIO pin are reset by V <sub>SB</sub> Power-Up reset (see Section 2.2 on page 26).
	1: GPIO pin connected to a V <sub>DD3</sub> -powered load: The configuration (excepting the VDDLOAD bit) and data of the GPIO pin are reset by V <sub>DD</sub> Power-Up reset, Hardware reset or Software reset (see Section 2.2 on page 26).
3-0	Reserved.

### 3.13.7 GPIO Mode Select Register (GPMODE)

This register controls the operation mode of the GPIO runtime registers (see Section 5.1 on page 63). GPMODE is reset to 01h.

Power Well: V<sub>SB3</sub>
Location: Index F8h
Type: R/W or RO

Bit	7	6	5	4	3	2	1	0
Name	Reserved							
Reset	0	0	0	0	0	0	0	1

Bit	Description	
7-1	Reserved.	
0	<b>SEPDIO (Separate Data I/O Select).</b> This bit selects the operation mode of the GPIO runtime registers by controlling the GPDO <i>n</i> , GPEVEN <i>n</i> and GPEVST <i>n</i> runtime registers to read-only ( <i>n</i> is the Port number, 0 or	
	0: Common Data I/O mode (GPDO <i>n</i> , GPEVEN <i>n</i> and GPEVST <i>n</i> registers are read-only, and data written to th is ignored)	em
	1: Separate Data I/O mode (default)	

### 3.14 FAN SPEED MONITOR (FSM) CONFIGURATION

### 3.14.1 General Description

This module includes two Fan Speed Monitor units (see Section 7 on page 95). The 10 runtime registers of the two functional blocks are arranged in the address space shown in Table 24. The base address is 32-byte aligned. Address bits 0–4 are used to indicate the register offset.

Table 24. Runtime Registers in FSM Address Space

Offset	Mnemonic	Register Name	Function
00h	FMTHRL1	Fan Monitor 1 Threshold Low	
01h	FMTHRH1	Fan Monitor 1 Threshold High	
02h	FMSPRL1	Fan Monitor 1 Speed Low	Fan Speed Monitor 1
03h	FMSPRH1	Fan Monitor 1 Speed High	
04h	FMCSR1	Fan Monitor 1 Control & Status	
05h	FMTHRL2	Fan Monitor 2 Threshold Low	
06h	FMTHRH2	Fan Monitor 2 Threshold High	
07h	FMSPRL2	Fan Monitor 2 Speed Low	Fan Speed Monitor 2
08h	FMSPRH2	Fan Monitor 2 Speed High	
09h	FMCSR2	Fan Monitor 2 Control & Status	
0Ah-1Fh	Reserved		

## 3.14.2 Logical Device 9 (FSM) Configuration

Table 25 lists the configuration registers that affect the Fan Speed Monitor. Only the last register (F0h) is described here. See Section 3.2.3 on page 32 for a detailed description of the other registers.

**Table 25. FSM Configuration Registers** 

Index	Configuration Register or Action	Туре	Power Well	Reset
30h	Activate. When bit 0 is cleared, the runtime registers of this logical device are not accessible (see Section 3.3.1 on page 36). <sup>1</sup>	R/W	V <sub>DD3</sub>	00h
60h	FSM Base Address MSB register	R/W	V <sub>DD3</sub>	00h
61h	FSM Base Address LSB register. Bits 4-0 (for A4-0) are read only, '00000'.	R/W	V <sub>DD3</sub>	00h
70h	Interrupt Number and Wake-Up on IRQ Enable register	R/W	V <sub>DD3</sub>	00h
71h	Interrupt Type. Bit 1 is read/write. Other bits are read only.	R/W	V <sub>DD3</sub>	03h
74h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
75h	Report no DMA assignment	RO	V <sub>DD3</sub>	04h
F0h	Fan Speed Monitor Configuration register (FSMCF)	R/W	V <sub>DD3</sub>	00h

<sup>1.</sup> The logical device runtime registers are maintained and all detection mechanisms are functional.

# 3.14.3 Fan Speed Monitor Configuration Register (FSMCF)

This register is reset to 00h.

Power Well: V<sub>DD3</sub>
Location: Index F0h
Type: Varies per bit

Bit	7	6	5	4	3	2	1	0
Name	LOCKFCF	Reserved		FANMON _EN2	Rese	erved	FANMON _EN1	Reserved
Reset	0	0	0	0	0	0	0	0

Bit	Туре	Description
7	R/W1S	<b>LOCKFCF (Lock Fan Speed Configuration).</b> When set to 1, this bit locks the bits of the FSMCF register by disabling writing to them (including the LOCKFCF bit itself). Once set, this bit can be cleared by V <sub>DD3</sub> Power-Up reset (or Hardware reset).
		<ul><li>0: R/W bits are enabled for write (default)</li><li>1: All bits are RO</li></ul>
6-5	_	Reserved.
4	R/W or RO	FANMON_EN2 (Fan Monitor Enable 2). When this bit is set to 1, the Fan Speed Monitor 2 is enabled and the rate of pulses received at the FANTACH2 tachometer input is measured.  0: Disabled (default)  1: Enabled
3-2	_	Reserved.
1	R/W or RO	FANMON_EN1 (Fan Monitor Enable 1). When this bit is set to 1, the Fan Speed Monitor 1 is enabled and the rate of pulses received at the FANTACH1 tachometer input is measured.  0: Disabled (default)  1: Enabled
0	_	Reserved.

### 4.0 LPC Bus Interface

With the exception of the Glue Functions, the host can access all the functional blocks of the PC87372 device through the LPC bus.

#### 4.1 OVERVIEW

The LPC host interface supports 8-bit I/O Read, 8-bit I/O Write and 8-bit DMA transactions, as defined in Intel's *LPC Interface Specification, Revision 1.0.* 

#### 4.2 LPC TRANSACTIONS

The LPC interface of the PC87372 device responds to the following LPC transactions:

- 8-bit I/O read and write cycles
- 8-bit DMA read and write cycles
- DMA request cycles

### 4.3 **LPCPD** FUNCTIONALITY

The PC87372 device supports  $\overline{\text{LPCPD}}$  functionality.  $\overline{\text{LPCPD}}$  is used when the V<sub>DD3</sub> power supply is not shared by all the devices connected to the LPC bus. The  $\overline{\text{LPCPD}}$  signal conforms with Intel's *LPC Interface Specification, Revision 1.00*. Note that if the PC87372 power supply is on while  $\overline{\text{LPCPD}}$  is active (indicating the LPC bus is powered down), the PC87372 does not have to be reset when  $\overline{\text{LPCPD}}$  is de-asserted (indicating that power is returned to the LPC bus).

When the  $\overline{\text{LPCPD}}$  functionality is not required, the  $\overline{\text{LPCPD}}$  pin must be left unconnected. Connecting the  $\overline{\text{LPCPD}}$  pin to the  $V_{DD3}$  power supply is not recommended.

# 4.4 INTERRUPT SERIALIZER

The Interrupt Serializer translates parallel interrupt request (PIRQ) signals received from internal IRQ sources into serial interrupt request data transmitted over the SERIRQ bus. This enables devices that support only parallel IRQs to be integrated into a system that supports only serial IRQs like the LPC bus.

Each internal IRQ is fed into a Mapping, Enable and Polarity Control block, which maps the IRQ to its associated IRQ numbers (see Table 12 on page 33). The resulting IRQs are then fed into the Interrupt Serializer, where they are translated into serial data and then transmitted over the SERIRQ bus. Each interrupt number is assigned a time slot in the SERIRQ frame. Different IRQ sources in the PC87372 device cannot share the same interrupt number and thus cannot share the same time slot in the SERIRQ frame.

When a transition is detected on an IRQ source, the new value of the IRQ source is transmitted over the SERIRQ bus during the corresponding IRQ slot. For example, when a transition on the Serial Port IRQ is detected, the new value of the Serial Port IRQ is transmitted during time slot n of the SERIRQ bus.

# 5.0 General-Purpose Input/Output (GPIO) Ports

This chapter describes one 8-bit port. A device may include a combination of several ports with different implementations. For device specific implementation, see Section 3.13 on page 55.

### **5.1 OVERVIEW**

The GPIO port is an 8-bit port, connected to eight pins. It features:

- Software capability to control and read pin levels.
- Flexible system notification by several means, based on the pin level or level transition.
- Ability to capture and route events and their associated status.
- Back-drive protected pins.

GPIO port operation is associated with two sets of registers:

- Pin Configuration registers mapped in the Device Configuration space. These registers are used to configure the logical behavior of each pin. There are three registers for each GPIO pin: GPIO Pin Configuration registers 1 and 2 (GPCFG1, GPCFG2) and the GPIO Pin Event Routing register (GPEVR).
- Four 8-bit runtime registers: GPIO Data Out (GPDO), GPIO Data In (GPDI), GPIO Event Enable (GPEVEN) and GPIO Event Status (GPEVST). These registers are mapped in the GPIO device I/O space (which is determined by the base address registers in the GPIO Device Configuration). They are used to control and/or read the pin values and to handle system notification. Each runtime register corresponds to the 8-pin port, such that bit 'n' in each one of the four registers is associated with GPIOXn pin, where 'X' is the port number.
- An additional optional runtime register: GPIO Data In/Out (GPDIO). This register is also mapped in the GPIO device I/O space, but at a separate location from the above group of four runtime registers. It contains the same data-out value as the GPDO register and the same data-in value as the GPDI register.

Each GPIO pin is associated with configuration bits and the corresponding bit slice of the four runtime registers, as shown in Figure 9.




Figure 9. GPIO Port Architecture

The functionality of the GPIO port is divided into:

- Basic functionality: Includes configuration of, writing to and reading from the GPIO pins (described in Section 5.2)
- Enhanced functionality: Includes wake-up event detection and system notification (described in Section 5.3)

In addition, the GPIO port can be operated in one of the following modes:

- Separate Data I/O: Separate registers are available for Data In (GPDI) and for Data Out (GPDO) in addition to the Data In/Out register (GPDIO) and to the enhanced functionality registers (GPEVST and GPEVEN).
- Common Data I/O: Only the Data In/Out register (GPDIO) is available.

#### 5.2 BASIC FUNCTIONALITY

The basic functionality of each GPIO pin is based on four configuration bits and a bit slice of runtime registers GPDO and GPDI (or GPDIO). The configuration and operation of a single pin GPIOXn (pin 'n' in port 'X') is shown in Figure 10.




Figure 10. GPIO Basic Functionality

### 5.2.1 Configuration Options

The GPCFG1 register controls the following basic configuration options, as shown in Figure 10:

Port Direction: Controlled by Output Enable (bit 0).

Lock bit itself) and to bit 4 of GPCFG2 register.

- Output Type: Push-pull vs. open-drain; it is controlled by Output Buffer Type (bit 1) by enabling/disabling the upper transistor of the output buffer.
- Static Pull-Up: May be added to any type of port (input, open-drain or push-pull). It is controlled by Pull-Up Control (bit 2).
- Pin Lock: GPIO pin may be locked to prevent any changes in the output value and/or the output configuration. The lock is controlled by bit 3. It disables writes to GPDO and GPDIO registers bits, to bits 3–0 of GPCFG1 register (including the

The GPCFG2 register controls the Load Protection configuration option:

 V<sub>DD</sub>-Powered Load: Disables the Output Buffer (if enabled), the Static Pull-Up (if enabled) and the Input Buffer if the specific GPIO pin is connected to a V<sub>DD</sub>-powered device and V<sub>DD3</sub> power to the PC87372 is not present (No\_Vdd). This function is controlled by the V<sub>DD</sub>-powered Load bit (bit 4).

#### 5.2.2 Operation

If the output is enabled, the value that is written to the GPDO or GPDIO registers is driven to the pin. Reading from the GPDO register returns its contents regardless of the actual pin value or the port configuration.

The GPDI register is a read-only register. Reading from the GPDI register returns the actual pin value regardless of its source (the port itself or an external device). Writing to this register is ignored.

Reading from the GPDIO register returns the actual pin value regardless of its source.

Activation of the GPIO module is controlled by device-specific configuration bits. When this module is inactive, access through the LPC bus to the runtime registers (GPDI, GPDO and GPDIO) is disabled; however, there is no change in the GPDO and GPDIO values and therefore there is no effect on the outputs of the pins.

The configuration and data registers of each GPIO pin are reset according to the setting of VDDLOAD bit in GPCFG2 register (see Section 3.13.6 on page 59).

#### 5.3 EVENT HANDLING AND SYSTEM NOTIFICATION

The enhanced GPIO port (GPIOE) supports system notification based on event detection. This functionality is based on configuration bits and a bit slice of runtime registers GPEVEN and GPEVST. The configuration and operation of the event detection capability is shown in Figure 11. System notification is described in Section 5.3.2.




Figure 11. Event Detection

### 5.3.1 Event Configuration

Each pin in the GPIO port is a potential input event source. The event detection can trigger a system notification upon predetermined behavior of the source pin. The GPCFG1 register determines the event detection trigger type for system notification.

#### **Event Debounce Enable**

The input signal can be debounced for at least 16 ms, before entering the detector. To ensure that the signal is stable, the signal state is transferred to the event detector only after a debouncing period during which the signal has no transitions. The debouncer adds a delay equal to the debouncing period to both assertion and de-assertion of the event pending indicator (IRQ, SCI). The debounce is controlled by Event Debounce Enable (bit 6 of GPCFG1 register).

### **Event Type and Polarity**

Two trigger types of event detection are supported: edge and level. An edge event may be detected on a source pin transition either from high to low or low to high. A level event may be detected when the source pin is either at high or low level. The trigger type is determined by Event Type (bit 4 of GPCFG1 register). The direction of the transition (for edge) or the polarity of the active level (for level) is determined by Event Polarity (bit 5 of GPCFG1 register).

Active edge refers to a change in a GPIO pin level that matches the Event Polarity bit (1 for rising edge and 0 for falling edge). Active level refers to the GPIO pin level that matches the Event Polarity bit (1 for high level and 0 for low level). The corresponding bit in GPEVST register is set by hardware whenever an active edge or an active level is detected regardless of the GPEVEN register setting. Writing 1 to the Status bit clears it to 0. Writing 0 is ignored.

A GPIO pin is in event pending state if an active event has occurred (the corresponding bit in GPEVST register is set) and the corresponding bit in GPEVEN register is set.

### 5.3.2 System Notification

System notification on GPIO-triggered events is achieved by asserting an interrupt request via the Interrupt Serializer in the LPC Bus Interface.

The system notification for each GPIO pin is controlled by the corresponding bit in GPEVEN register together with bit 0 of GPEVR register. System notification by a GPIO pin is enabled if the corresponding bit of GPEVEN register is set to 1. The event routing mechanism is shown in Figure 12.




Figure 12. GPIO Event Routing Mechanism for System Notification

The system notification to the target is asserted if at least one GPIO pin is in event pending state.

The selection of the target (for system notification) is determined by the GPEVR register. The specific IRQ number is determined by the IRQ selection procedure of the device configuration. The assertion of IRQ (as a means of system notification) is disabled either when the GPIO functional block is deactivated or when  $V_{DD3}$  power is off.

System notification through IRQ or SCI (see Section 6.2.4 on page 74) can be initiated by software by writing to the Data Out bit (in GPDO or GPDIO register) of a GPIO pin. This is possible only if the output of the corresponding GPIO pin is enabled, pin multiplexing is selected for the GPIO function (see Section 1.3 on page 13) and the GPIO event is routed to IRQ or SCI. System notification is asserted according to the actual level at the GPIO pin driven by the GPIO output and/or by external circuitry. The level driven by the GPIO output should not cause a contention with the level driven by the external circuitry.

A pending edge event may be cleared by clearing the corresponding GPEVST bit. However, a level event source may not be released by software (except for disabling the source) as long as the pin is at active level. When level event is used, it is also recommended to disable the input debouncer.

Upon deactivation of the GPIO functional block and while  $V_{DD3}$  power is off, access through the LPC bus to the runtime registers (GPEVST and GPEVEN) is disabled. All means of system notification that include the target IRQ number are detached from the GPIO and de-asserted.

When  $V_{DD3}$  power is off, the status bits of the GPIO pins connected to a  $V_{DD}$ -powered device (VDDLOAD = 1) are cleared, however the status bits of the GPIO pins connected to a  $V_{SB}$ -powered device (VDDLOAD = 0) are not affected.

Before enabling any system notification, it is recommended to set the desired event configuration and then verify that the status registers are cleared.

### 5.4 GPIO PORT REGISTERS

The following abbreviations are used to indicate the Register Type:

- R/W = Read/Write.
- R = Read from register (data written to this address is sent to a different register).
- W = Write (see above).
- RO = Read Only.
- WO = Write Only. Reading from the bit returns 0.
- R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
- R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

### 5.4.1 GPIO Pin Configuration Registers Structure

For each GPIO Port, there is a group of eight identical sets of configuration registers. Each set is associated with one GPIO pin. The entire group is mapped to the PnP configuration space. The mapping scheme is based on the GPSEL register (see Section 3.13.3 on page 57), which functions as an index register for the pin, and the selected GPCFG1, GPEVR and GPCFG2 registers, which reflect the configuration of the currently selected pin (see Table 26). All of these registers are V<sub>SR3</sub> powered.

**Table 26. GPIO Configuration Registers** 

Index	Configuration Register or Action	Туре	Power Well	Reset
F0h	GPIO Pin Select register (GPSEL)	R/W	V <sub>SB3</sub>	00h
F1h	GPIO Pin Configuration register 1 (GPCFG1)	Varies per bit	V <sub>SB3</sub>	40h
F2h	GPIO Pin Event Routing register (GPEVR)	R/W or RO	V <sub>SB3</sub>	01h
F3h	GPIO Pin Configuration register 2 (GPCFG2)	R/W or RO	V <sub>SB3</sub>	00h
F8h	GPIO Mode Select register (GPMODE)	R/W or RO	V <sub>SB3</sub>	01h

#### 5.4.2 GPIO Port Runtime Register Map

All of these registers are V<sub>SB3</sub> powered.

Table 27. GPIO Port Runtime Register Map

			Туре				
Offset	Mnemonic	Register Name	SEPDIO <sup>1</sup> = 1	SEPDIO = 0	Power Well	Reset	Section
Device specific <sup>2</sup>	GPDO	GPIO Data Out	R/W	RO	V <sub>SB3</sub>	FFh	5.4.3
Device specific <sup>2</sup>	GPDI	GPIO Data In	RO	RO	V <sub>SB3</sub>	_	5.4.4
Device specific <sup>2</sup>	GPEVEN	GPIO Event Enable	R/W	RO	V <sub>SB3</sub>	00h	5.4.5
Device specific <sup>2</sup>	GPEVST	GPIO Event Status	R/W1C	RO	V <sub>SB3</sub>	00h	5.4.6
Device specific <sup>2</sup>	GPDIO	GPIO Data In/Out	R/W	R/W	V <sub>SB3</sub>	FFh <sup>3</sup>	5.4.7

- 1. See Section 3.13.7 on page 59
- 2. The location of this register is defined in Section 3.13.1 on page 55.
- 3. The data read from this register after reset is undefined.

# 5.4.3 GPIO Data Out Register (GPDO)

Power Well: V<sub>SB3</sub>

Location: Device specific Type: R/W or RO

Bit	7	6	5	4	3	2	1	0		
Name		DATAOUT								
Reset	1	1	1	1	1	1	1	1		

Bit	Description
7-0	<b>DATAOUT (Data Out).</b> Bits 7-0 correspond to pins 7-0 of the specific Port. The value of each bit determines the value driven on the corresponding GPIO pin when its output buffer is enabled. Writing to the bit latches the written data unless the bit is locked by the GPCFG register Lock bit. Reading the bit returns its value regardless of the pin value and configuration.
	0: Corresponding pin driven to low
	1: Corresponding pin driven or released (according to buffer type selection) to high (default)

# 5.4.4 GPIO Data In Register (GPDI)

Power Well: V<sub>SB3</sub>

Location: Device specific

Type: RO

Bit	7	6	5	4	3	2	1	0		
Name		DATAIN								
Reset	Х	Х	Х	Х	Х	Х	Х	Х		

Bit	Description
7-0	<b>DATAIN (Data In).</b> Bits 7-0 correspond to pins 7-0 of the specific Port. Reading each bit returns the value of the corresponding GPIO pin. Pin configuration and the GPDO register value may influence the pin value. Write is ignored.
	0: Corresponding pin level low
	1: Corresponding pin level high

### 5.4.5 GPIO Event Enable Register (GPEVEN)

Power Well: V<sub>SB3</sub>

Location: Device specific Type: R/W or RO

Bit	7	6	5	4	3	2	1	0		
Name		EVTENA								
Reset	0	0	0	0	0	0	0	0		

Bit	Description
	<b>EVTENA (Event Enable).</b> Bits 7-0 correspond to pins 7-0 of the specific Port. Each bit enables system notification by the corresponding GPIO pin. The bit has no effect on the corresponding Status bit in GPEVST register.
	0: Event pending by corresponding GPIO pin masked
	1: Event pending by corresponding GPIO pin enabled

# 5.4.6 GPIO Event Status Register (GPEVST)

Power Well: V<sub>SB3</sub>

Location: Device specific Type: R/W1C or RO

Bit	7	6	5	4	3	2	1	0	
Name		EVTSTAT							
Reset	0	0	0	0	0	0	0	0	

Bit	Description
	<b>EVTSTAT (Event Status).</b> Bits 7–0 correspond to pins 7–0 of the specific Port. The setting of each bit is independent of the Event Enable bit in GPEVEN register. An active event sets the Status bit, which may be cleared only by software writing 1 to the bit.
	0: No active edge or level detected since last cleared
	1: Active edge or level detected

### 5.4.7 GPIO Data In/Out Register (GPDIO)

Power Well: V<sub>SB3</sub>

Location: Device specific

Type: R/W

Bit	7	6	5	4	3	2	1	0	
Name		DATAINOUT							
Reset Write	1	1	1	1	1	1	1	1	
Reset Read	Х	Х	Х	Х	Х	Х	Х	Х	

Bit	Description
	<b>DATAINOUT (Data In/Out).</b> Bits 7-0 correspond to pins 7-0 of the specific Port. The value of each bit determines the value driven on the corresponding GPIO pin when its output buffer is enabled. Writing to the bit latches the written data unless the bit is locked by the GPCFG register Lock bit. Reading each bit returns the value of the corresponding GPIO pin. Pin configuration and the data-out value may influence the pin value.
	0: Corresponding pin driven to low; pin level read low.
	1: Corresponding pin driven or released (according to buffer type selection) to high; pin level read high (default).

# 6.0 System Wake-Up Control (SWC)

#### **6.1 OVERVIEW**

The System Wake-Up Control (SWC) supports the ACPI Specification, Revision 2.0, Feb. 2, 1999.

The SWC functional block receives external events from the system; it also receives internal events from the functional blocks of the PC87372 device. Based on these events, the SWC generates the Power Management SCI interrupt (SIOPME) and the system interrupt (IRQ). In addition, it controls two LED indicators.

The SWC receives the following external events:

- 12 V<sub>SR</sub>-powered General-Purpose Input/Output events (GPIOE13-10 and GPIOE07-00).
- Modem Ring event (RI).
- Mouse movement and button pressing events (via MCLK and MDAT).
- Advanced key pressing events from the Keyboard (via KBCLK and KBDAT).

The SWC receives the following internal events:

- Keyboard and Mouse interrupt event (IRQ).
- Module interrupt (IRQ) event from the Fan Speed Monitor or the Legacy functional blocks (FDC, Parallel Port and Serial Port).

The SWC implements the ACPI generic register group (General-Purpose Event 1 group) with "child" events.

The SWC generates the Power Management Event signal (the ACPI interrupt, SIOPME) and the system interrupt (IRQ) based on the external and internal events and on the routing information written into the General-Purpose Event 1 register group. The ACPI-compatible SCI interrupt (SIOPME) and the system interrupt (IRQ) are independent of the current sleep state.

The SWC receives sleep state information via the SLP\_S3 and SLP\_S5 pins from an external ACPI controller.

In addition, the SWC controls two LED indicators. The Standard LED Control option is used to provide blinking or constantly lit LEDs. The Advanced LED Control option provides programmable blink based on the current sleep state information or on the status of the  $V_{SB3}$  and  $V_{DD3}$  power supplies.

The SWC module is powered by V<sub>SB3</sub>.

Figure 13 shows the simplified block diagram of the SWC functional block.




Figure 13. SWC Block Diagram

### 6.0 System Wake-Up Control (SWC) (Continued)

#### **6.2 FUNCTIONAL DESCRIPTION**

#### 6.2.1 External Events

### General-Purpose Input/Output Events

The PC87372 device supports 12  $V_{SB3}$ -powered General-Purpose Input/Output events through ports GPIOE00-07 and GPIOE10-13.  $V_{DD3}$ - and  $V_{SB3}$ -powered signals can be connected to the GPIO pins to become sources of external events. A  $V_{DD3}$ -powered signal, when used to generate an event, is internally disabled for event generation while  $V_{DD3}$  power is off. It is also disabled for event generation for  $t_{EWIV}$  after  $V_{DD3}$  power is restored (see *Wake-Up Inputs at VDD3 Power Switching* on page 143), which prevents the detection of false events during power transitions and while the signal driver is unpowered. For the same reasons, a  $V_{SB3}$ -powered signal used to generate an event is enabled only  $t_{EWIV}$  after  $V_{SB3}$  power is on. (When  $V_{SB3}$  is off, the whole SWC module is disabled.)

Each GPIOE pin has both programmable polarity and an optional debouncer (see Figure 14). The debouncer is enabled after the reset but can be disabled by software. The debouncing time is longer than 16 ms.

A GPIO event can generate the system interrupt (IRQ) if the event is both enabled and routed to IRQ. The status, event enable and pending event routing bits to IRQ are implemented in the GPIO Port module (see Section 5.3 on page 65). The status bit is set when an event of the programed type (edge or level) is detected.

A GPIO event can also generate the Power Management SCI interrupt (SIOPME). The status and event enable bits are implemented in the SWC module (see Figures 14 and 15).

An active level-type event sets the status bit in registers GPE1\_STS\_0 for ports GPIOE07-00 and GPE1\_STS\_1 for ports GPIOE13-10 (see Sections 6.4.4 and 6.4.5 on page 87). The status bit remains set even after the event becomes inactive. The status bit is cleared only when the software writes 1 to the bit. If the event is still active when software writes 1, the status bit remains set.

After changing the GPIOE1x pin multiplexing, clear the relevant bits in the GPE1\_STS\_1 register, to prevent false events (caused by the pin multiplexing switch) from generating a wake-up event.




Figure 14. GPIO Events

## 6.0 System Wake-Up Control (SWC) (Continued)

### **Modem Ring Event**

High-to-low transitions on  $\overline{RI}$  indicate the detection of a ring signal by an external modem connected to the Serial Port. The transitions on  $\overline{RI}$  are detected by the RI Wake-Up Detector powered by  $V_{SB3}$ , which works independently of the Serial Port module (powered by  $V_{DD3}$ ).

A detected  $\overline{RI}$  transition sets the RI\_EVT\_STS status bit in GPE1\_STS\_2 register (see Section 6.4.6 on page 88). The status bit is cleared only when the software writes 1 to it.

The transition detection from  $\overline{RI}$  is enabled (for event generation)  $t_{EWIV}$  after  $V_{SB3}$  power is on (see *Wake-Up Inputs at VSB3 Power Switching* on page 143). This prevents the detection of false events during  $V_{SB3}$  power-On transitions.

#### Mouse Wake-Up Event

A mouse wake-up event is detected by the Keyboard/Mouse Wake-Up Detector, which monitors the MCLK and MDAT signals. Since the detection mechanisms for keyboard and mouse events are independent, they can be operated simultaneously. Moreover, the Keyboard signals may be swapped with the Mouse signals by setting SWAP bit in KBC Configuration register (see Section 3.12.3 on page 54). The Keyboard/Mouse Wake-Up Detector is powered by  $V_{SB3}$  and works independently of the Keyboard Controller module (powered by  $V_{DD3}$ ).

The mouse event detection mechanism can be programed to detect either a mouse click or movement, a specific mouse click (left or right) or a double-click. To program which mouse action causes an event detection, set MSEVCFG field in PS2CTL register to the required value (see Section 6.3.7 on page 83).

A detected mouse event sets the MS\_EVT\_STS status bit in GPE1\_STS\_2 register (see Section 6.4.6 on page 88). The status bit is cleared only when the software writes 1 to it.

Mouse event detection from MCLK and MDAT is enabled (for event generation)  $t_{\text{EWIV}}$  after  $V_{\text{SB3}}$  power is on (see *Wake-Up Inputs at VSB3 Power Switching* on page 143). This prevents the detection of false Mouse events during  $V_{\text{SB3}}$  power-On transitions.

### **Keyboard Wake-Up Events**

Keyboard wake-up events are also detected by the Keyboard/Mouse Wake-Up Detector, which monitors the KBCLK and KBDAT signals. Since the detection mechanisms for keyboard and mouse events are independent, they can be operated simultaneously. Moreover, the Keyboard signals may be swapped with the Mouse signals, by setting SWAP bit in KBC Configuration register (see Section 3.12.3 on page 54). The Keyboard/Mouse Wake-Up Detector is powered by  $V_{SB3}$  and works independently of the Keyboard Controller module (powered by  $V_{DD3}$ ).

The keyboard event detection mechanism can be programed to detect:

- Any keystroke (Fast Any-Key or Special Key Sequence modes).
- A specific programmable sequence of up to eight alphanumeric keystrokes (Password mode).
- Any programmable sequence of up to eight bytes of data received from the keyboard (Special Key Sequence mode).
- Up to three programmable Power Management keys concurrently available, each including a sequence of up to three bytes of data received from the keyboard (Power Management Keys mode).

The Keyboard/Mouse Wake-Up Detector has four operation modes:

- Fast Any-Key mode
- Password mode
- Special Key Sequence mode
- Power Management Keys mode

Up to eight Keyboard Data registers (PS2KEY0-7) are used to define which keyboard data string generates an event. Since the same set of registers is used by three of the four operation modes, only one mode can be selected at a time.

For modes involving more than one keystroke, the maximum delay allowed between pressing two consecutive keys is 4 seconds. A longer delay is interpreted by the Wake-Up Detector as the beginning of a new sequence of keystrokes, which causes the present sequence to be discarded. In all operation modes, pressing a wrong key requires a recovery time of 4 seconds, before a new (correct) sequence may be recognized.

**Fast Any-Key Mode.** In this mode, pressing any key on the keyboard is identified as a keyboard event and, as a result, KBD\_ANYK\_STS bit in GPE1\_STS\_2 register is set (see Section 6.4.6 on page 88). The status bit is cleared only when the software writes 1 to it. The key data contained in the PS2KEY0-7 registers is ignored. To program the Keyboard/Mouse Wake-Up Detector to operate in Fast Any-Key mode, set KBDMODE field in KBDWKCTL register to '01' (see Section 6.3.6 on page 82).

**Password Mode.** In this mode, the "Break" bytes transmitted by the keyboard are discarded, and only the "Make" keystroke bytes are compared with those programed in the PS2KEY0-7 registers. If the two sets are identical, a keyboard event that sets KBD\_EVT1\_STS bit in GPE1\_STS\_2 register is detected (see Section 6.4.6 on page 88). The status bit is cleared only when the software writes 1 to it. Only keys with a "Make" keystroke data of one byte can be included in the sequence to be detected. To program the Keyboard/Mouse Wake-Up Detector to operate in Password mode:

- 1. Set KBDMODE field in KBDWKCTL register to '00' (see Section 6.3.6 on page 82).
- 2. Set KBEVCFG field in PS2CTL register to a value that indicates the desired number of alphanumeric keystrokes in the sequence. The programed value = the number of keystrokes + 7. For example, to detect a sequence of two keys, set KBEVCFG to 09h.
- 3. Program the appropriate subset of the PS2KEY0-7 registers, in sequential order, with the "Make" data bytes of the keys in the sequence. For example, if there are three keys in the sequence and the "Make" keystroke data of these keys are 05h (first), 50h (second) and 44h (third), program PS2KEY0 to 05h, PS2KEY1 to 50h and PS2KEY2 to 44h (the scan codes are only examples).

**Special Key Sequence Mode.** In this mode, all the bytes transmitted by the keyboard (including "Make" and "Break" bytes) are compared with those programed in the PS2KEY0-7 registers. If the two sets are identical, a keyboard event is detected, as explained in *Password Mode*, above. Special Key Sequence mode enables the detection of any sequence of keystrokes, including "Shift", "Alt" and "Ctl" keys. To program the Keyboard/Mouse Wake-Up Detector to operate in Special Key Sequence mode:

- 1. Set KBDMODE field in KBDWKCTL register to '00' (see Section 6.3.6 on page 82).
- 2. Set KBEVCFG field in PS2CTL register to a value that indicates the total number of bytes ("Make" and "Break") in the sequence, minus 1 (i.e., the programed value = the number of bytes 1). For example, to detect a sequence of three received bytes (i.e., one keystroke), set KBEVCFG to 02h. The minimum value of the KBEVCFG field is 1 (i.e., two bytes).
- 3. Program the appropriate subset of the PS2KEY0-7 registers, in sequential order, with the data bytes that comprise the sequence. For example, if the number of bytes in the sequence is four, and the values of these bytes are E0h (first), 5Bh (second), E0h (third) and DBh (fourth), program PS2KEY0 to E0h, PS2KEY1 to 5Bh, PS2KEY2 to E0h and PS2KEY3 to DBh (the byte values are only examples).

Special Key Sequence mode also enables detection of any single keystroke. To program the Keyboard/Mouse Wake-Up Detector to wake-up on any single keystroke:

- 1. Set KBDMODE field in KBDWKCTL register to '00' (see Section 6.3.6 on page 82).
- 2. Set KBEVCFG field in PS2CTL register to '0001'.
- 3. Program the PS2KEY0 and PS2KEY1 registers to 00h. This forces the detector to ignore the values of incoming data, thus causing it to detect a keyboard event caused by a single keystroke.

**Power Management Mode.** In this mode, the PS2KEY0-7 register bank is divided into three groups of registers: PS2KEY0-2, PS2KEY3-5 and PS2KEY6-7. Each group can be programed with different data bytes, allowing the bytes transmitted by the keyboard to be compared simultaneously with three keystroke sequences. If the bytes transmitted by the keyboard (including Make and Break) are identical to the data bytes in one register group, the related keyboard event is detected. The detection of Keyboard Event 1 (data in PS2KEY0-2) sets KBD\_EVT1\_STS bit; the detection of Keyboard Event 2 (data in PS2KEY3-5) sets KBD\_EVT2\_STS bit; the detection of Keyboard Event 3 (data in PS2KEY6-7) sets KBD\_EVT3\_STS bit. All three status bits are in GPE1\_STS\_2 register (see Section 6.4.6 on page 88). Each status bit is cleared only when the software writes 1 to the bit. This mode enables the detection of any sequence of keys.

To program the Keyboard/Mouse Wake-Up Detector to operate in Power Management Keys mode, proceed as follows:

- 1. Set KBDMODE field in KBDWKCTL register to '10' (see Section 6.3.6 on page 82).
- 2. Set each event configuration field (EVT1CFG, EVT2CFG and EVT3CFG) in KBDWKCTL register to a value that indicates the desired number of keystroke data bytes ("Make" and "Break" bytes) in the sequence, for each event. For example, to detect a sequence of two received bytes, set EVTxCFG to 02h.
- 3. Program each group of the PS2KEY0-7 registers, in sequential order, with the data bytes of the keys in the sequence for each event.

**Event Generation.** Keyboard event detection from KBCLK and KBDAT is enabled, for event generation,  $t_{EWIV}$  after  $V_{SB3}$  power is on (see *Wake-Up Inputs at VSB3 Power Switching* on page 143). This prevents the detection of false Keyboard events during  $V_{SB3}$  power-On transitions.

#### **Usage Hints:**

- After changing the operation mode of the Keyboard/Mouse Wake-Up Detector, clear the KBD\_EVT3\_STS, KBD\_EVT2\_STS, KBD\_EVT1\_STS, and KBD\_ANYK\_STS status bits in GPE1\_STS\_2 register (see Section 6.4.6 on page 88).
- 2. If a byte sequence that is a "subset" of the byte sequence of another ("superset") Power Management key event is used, the "superset" Power Management key event will never be detected. (The subset sequence has fewer bytes, set by EVTxCFG fields in KBDWKCTL register, than the superset sequence; however, the bytes contained in the subset sequence, as programed in the PS2KEY0-7 registers, are identical to the respective bytes of the superset sequence.)

#### 6.2.2 Internal Events

#### **Keyboard and Mouse IRQ Events**

Keyboard and Mouse IRQ events are detected when either the Keyboard IRQ or Mouse IRQ is asserted.

To enable the IRQ of a logical device to generate an IRQ event, the associated Enable bit (bit 4 of the configuration register at index 70h; see Section 3.2.3 on page 32) must be set to 1. Since the Keyboard Controller (KBC) functional block is powered by  $V_{DD3}$ , a Keyboard or Mouse IRQ event can occur only when  $V_{DD3}$  is present.

An active (level-type) Keyboard IRQ event sets KBD\_IRQ\_STS status bit; an active Mouse IRQ event sets MS\_IRQ\_STS status bit. Both status bits are in GPE1\_STS\_3 register (see Section 6.4.7 on page 89). A status bit is cleared only when the software writes 1 to it. If the IRQ event is active when software writes 1 to the status bit, the status bit remains set.

The ROM code used for the Keyboard Controller generates active high Keyboard and Mouse interrupts, which are used by the SWC module.

#### **Module IRQ Event**

A Module IRQ event is detected when one of the Legacy modules (FDC, Parallel Port, Serial Port) or the Fan Speed Monitor, asserts its IRQ.

To enable the IRQ of a logical device to generate an IRQ event, the associated Enable bit (bit 4 of the configuration register at index 70h; see Section 3.2.3 on page 32) must be set to 1. Since the Legacy modules and the Fan Speed Monitor are powered by  $V_{DD3}$ , they can assert IRQ only when  $V_{DD3}$  is present.

MOD\_IRQ\_STS status bit in GPE1\_STS\_3 register is set by an IRQ that is asserted by one of the Legacy modules or the Fan Speed Monitor (see Section 6.4.7 on page 89). The status bit is cleared only when the software writes 1 to it. If the Module IRQ event is active when software writes 1 to the status bit, the status bit remains set.

#### 6.2.3 Sleep States

The PC87372 identifies the current system sleep state, by decoding the levels of the SLP\_S3 and SLP\_S5 pins. The levels of these pins are generated by the system ACPI controller located in an external device. Table 28 shows the decoding of the logic levels of the SLP\_S3 and SLP\_S5 pins.

SLP_S3	SLP_S5	System Sleep State
1	1	S0, S1 or S2
0	1	S3
0	0	S5
1	0	Illegal combination

Table 28. SLP\_S3, SLP\_S5 Decoding

#### 6.2.4 SCI and IRQ Interrupts

The SCI (SIOPME) pin is the Power Management interrupt defined by ACPI.

All external and internal events are exclusively processed by the SWC to generate the Power Management interrupt, SCI. Each active event sets a status bit in GPE1 STS 0 to GPE1 STS 3 registers (see Sections 6.4.4 to 6.4.7 on page 87).

For each status bit, the SWC holds an enable bit in GPE1\_EN\_0 to GPE1\_EN\_3 registers. A set status bit can set PME\_STS bit in GPE1\_STS register (see Section 6.4.2 on page 86) only when its related enable bit is set. A set PME\_STS bit can cause the assertion of the SCI interrupt only when PME\_EN bit in GPE1\_EN register is set (see Section 6.4.3 on page 86).

The SCI interrupt is independent of the system sleep state.

The SIOPME signal can be inverted to generate an active high SCI interrupt. In addition, the output buffer of the SIOPME pin can be configured as either push-pull or open-drain, to allow sharing with external SCI interrupt sources.

Figure 15 shows SCI generation.




Figure 15. SCI Generation

The SCI interrupt (SIOPME) is routed to the system interrupt (IRQ) by setting the Interrupt Number value, in the Interrupt Number register, located at index 70h in the SWC Configuration (see Section 3.11.2 on page 52).

#### 6.2.5 LED Control

The PC87372 device controls the operation of two LED indicators. The two open-drain buffers allow the connection of either two regular LEDs or one dual-color LED.

The LEDs can be connected to PC87372 using one of the configurations shown in Figure 16.




Figure 16. LED Connection Configurations

The LED pins are named GRN\_LED (Green LED) and YLW\_LED (Yellow LED), although other LED colors can be used. The PC87372 allows two LED control options, which are selected by LED\_OPT bit in SWC\_CTL register (see Section 6.3.3 on page 79):

- Standard LED control: On/Off and Blink controlled by software or by S5 sleep state
- Advanced LED control: On/Off and Blink controlled by software, by S3 or S5 sleep states, or by the V<sub>DD3</sub> power supply status

From the base address of the SWC registers, the register for Standard LED Control is located at offset 00h, and the two registers for Advanced LED Control are located at offsets 02h and 03h (see Section 6.3.1 on page 77). The active control registers are selected by LED\_OPT bit.

The blink rate and duty cycle of both LED control options are based on a clock, which is obtained by dividing the frequency of the 32 KHz clock domain.

#### Standard LED Control

The Standard LED control is the default LED control option. Two regular LEDs must be connected to the GRN\_LED and the YLW\_LED pins, according to configuration "b" (Active High) in Figure 16.

In this option, LED operation is controlled by the bits of SLEDCTL register (at offset 00h; see Section 6.3.2 on page 78) and by the SLP\_S5 pin. When the system is in sleep state S5 (SLP\_S5 = 0), both LEDs are off. GRN\_YLW bit selects the active LED (on or blinking) of the two; the other LED is off. BLINK bit selects the operation mode of the active LED as either constantly on or blinking at 0.667 Hz with a duty cycle of 41.7% (on time percent of the blink cycle).

Table 31 on page 78 shows the states of the GRN\_LED and YLW\_LED pins. The LEDs are connected according to configuration "b" (see Figure 16); therefore, a LED is on when the pin is floated and off when the pin is at low level (0).

#### Advanced LED Control

In the Advanced LED control option, one dual-color LED or two regular LEDs can be connected to the GRN\_LED and the YLW\_LED pins, using any of the configurations shown in Figure 16. LEDCFG and LEDPOL bits in ALEDCTL register (at offset 02h; see Section 6.3.4 on page 80) must be set to reflect the connection configuration of the LEDs.

LEDCFG bit selects either configurations "a" and "b" (two regular LEDs are connected between each pin and ground or  $V_{SUPP}$ ) or configuration "c" (one dual-color LED is connected between the GRN\_LED and YLW\_LED pins). LEDPOL bit selects the polarity of the On state at both pins (GRN\_LED and YLW\_LED). Table 29, shows the value of LEDCFG and LED-POL bits for each LED connection configuration in Figure 16, and also the state of the GRN\_LED and YLW\_LED pins for which the LED(s) are On.

LEDCFG	LEDCFG LEDPOL		YLW_LED	Connection (See Figure 16)	
0	0	TRI-STATE	0	"c", Green anode to GRN_LED pin	
0	1	0	TRI-STATE	"c", Yellow anode to GRN_LED pin	
1	0	TRI-STATE	TRI-STATE	"b"	
1	1	0	0	"a"	

Table 29. LEDs "On" Polarity as a Function of LEDCFG and LEDPOL

The LEDMOD field controls the operation mode of GRN\_LED and YLW\_LED pins in each system power state (see Table 32 on page 80). The system power state is identified either by the status of the  $V_{DD3}$  power supply or by the current system sleep state:

- '00' The behavior of the GRN\_LED and YLW\_LED pins is controlled solely by software by the setting of the GRNBLNK and YLWBLNK fields.
- '01' The behavior of the GRN\_LED and YLW\_LED pins is controlled by the status of the V<sub>DD3</sub> supply and by software. In the Power Off state (V<sub>DD3</sub> off), the GRN\_LED behaves according to the setting of the GRNBLNK field, but the YLW\_LED blinks at a 1 Hz rate with a 50% duty cycle; In the Power On state (V<sub>DD3</sub> on), each LED behaves according to the setting of its xxxBLNK field.
- '10' The behavior of the GRN\_LED and YLW\_LED pins is controlled by the S5 sleep state and by software.
   In S5 sleep state, both LEDs are off;
   In S3 S0 sleep states, each LED behaves according to the setting of its xxxBLNK field.
- '11' The behavior of the GRN\_LED and YLW\_LED pins is controlled by the status of the V<sub>DD3</sub> supply and by software.
   In the Power Off state (V<sub>DD3</sub> off), both LEDs are off;
   In Power On state (V<sub>DD3</sub> on), each LED behaves according to the setting of its xxxBLNK field.

The status of the V<sub>DD3</sub> power supply is detected by internal circuits, which identify the Power Off and Power On states (see Section 2.1.2 on page 24).

The current system sleep state is decoded from the levels of the  $\overline{SLP\_S3}$  and  $\overline{SLP\_S5}$  pins (see Section 6.2.3 on page 74). Only sleep state S5 is relevant.

The GRNBLNK and YLWBLNK fields in LEDBLNK register (at offset 03h; see Section 6.3.5 on page 81) control the On/Off state or the blinking rate of the GRN\_LED and YLW\_LED pins, respectively. For each LED pin, a different blink rate can be selected. Different blink rates can also be selected for the dual-color LED mode (LEDCFG = 0).

#### **6.3 SWC REGISTERS**

The offsets of the SWC registers are related to the base address determined by the SWC Base Address register at indexes 60h-61h in the SWC Logical Device configuration.

The following abbreviations are used to indicate the Register Type:

- R/W = Read/Write.
- R = Read from register (data written to this address is sent to a different register).
- W = Write (see above).
- RO = Read Only.
- WO = Write Only. Reading from the bit returns 0.
- R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
- R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

### 6.3.1 SWC Register Map

The following table lists the SWC registers. For the SWC register bitmap, see Section 6.5 on page 93. The SWC registers are  $V_{SB3}$  powered.

Table 30	. SWC	Register	Map
----------	-------	----------	-----

Offset	Option <sup>1</sup>	Mnemonic	Register Name	Туре	Power Well	Section
001-	LED_OPT = 1	SLEDCTL	Standard LED Control	R/W or RO	V <sub>SB3</sub>	6.3.2
00h	LED_OPT = 0	Reserved				
01h		SWC_CTL	SWC Miscellaneous Control	Varies per bit	V <sub>SB3</sub>	6.3.3
001-	LED_OPT = 1	Reserved				
02h	LED_OPT = 0	ALEDCTL	Advanced LED Control	R/W or RO	$V_{SB3}$	6.3.4
001-	LED_OPT = 1	Reserved				
03h	LED_OPT = 0	LEDBLNK	LED Blinking Control	R/W or RO	V <sub>SB3</sub>	6.3.5
04h		KBDWKCTL	Keyboard Wake-Up Control	R/W or RO	V <sub>SB3</sub>	6.3.6
05h		PS2CTL	PS2 Protocol Control	R/W or RO	V <sub>SB3</sub>	6.3.7
06h		KDSR	Keyboard Data Shift-Register	RO	V <sub>SB3</sub>	6.3.8
07h		MDSR	Mouse Data Shift-Register	RO	V <sub>SB3</sub>	6.3.9
08h		PS2KEY0	PS2 Keyboard Key Data 0	R/W, RO	V <sub>SB3</sub>	6.3.10
09h		PS2KEY1	PS2 Keyboard Key Data 1	R/W, RO	V <sub>SB3</sub>	6.3.10
0Ah		PS2KEY2	PS2 Keyboard Key Data 2	R/W, RO	V <sub>SB3</sub>	6.3.10
0Bh		PS2KEY3	PS2 Keyboard Key Data 3	R/W, RO	V <sub>SB3</sub>	6.3.10
0Ch		PS2KEY4	PS2 Keyboard Key Data 4	R/W, RO	V <sub>SB3</sub>	6.3.10
0Dh		PS2KEY5	PS2 Keyboard Key Data 5	R/W, RO	V <sub>SB3</sub>	6.3.10
0Eh		PS2KEY6	PS2 Keyboard Key Data 6	R/W, RO	V <sub>SB3</sub>	6.3.10
0Fh		PS2KEY7	PS2 Keyboard Key Data 7	R/W, RO	V <sub>SB3</sub>	6.3.10

<sup>1.</sup> Selected by LED\_OPT bit in SWC\_CTL register.

# 6.3.2 Standard LED Control Register (SLEDCTL)

This register configures the standard LED control of the two LEDs connected to pins GRN\_LED and YLW\_LED of the PC87372 device. It is reset to 03h.

Power Well: V<sub>SB3</sub>

Location: Offset 00h, when LED\_OPT = 1 in the SWC\_CTL register

Type: R/W or RO

Bit	7	6	5	4	3	2	1	0
Name	Reserved							GRN_YLW
Reset	0	0	0	0	0	0	1	1

Bit	Description
7-2	Reserved.
1	<b>BLINK (LEDs Blink Control).</b> This bit controls the operation mode (either blinking or constantly on) of the LED selected by GRN_YLW bit. Blinking rate is 0.667 Hz with a duty cycle of 41.7%. When the system is in sleep state S5, both LEDs are forced off regardless of BLINK and GRN_YLW bit values; see Table 31.
	0: Selected LED blinking
	1: Selected LED constantly on (default)
0	<b>GRN_YLW (Green-Yellow LED Select).</b> This bit selects which of the two LEDs (GRN_LED or YLW_LED) is active. The LED which is not active is off; see Table 31.
	0: Yellow LED (connected to YLW_LED pin) selected
	1: Green LED (connected to GRN_LED pin) selected (default)

Table 31. GRN\_LED and YLW\_LED States

SLP_S5 pin	GRN_YLW bit	BLINK bit	GRN_LED pin	YLW_LED pin
0 <sup>1</sup>	X <sup>2</sup>	X	0	0
1	0	0	0	Blink
1	0	1	0	TRI-STATE
1	1	0	Blink	0
1	1	1	TRI-STATE	0

<sup>1.</sup>  $\overline{\text{SLP}_{S5}}$  = 0: System is in sleep state S5.

<sup>2.</sup> X is either logic "0" or logic "1".

# 6.3.3 SWC Miscellaneous Control Register (SWC\_CTL)

This register contains control and status bits for the SWC module. It is reset to 01h.

Power Well: V<sub>SB3</sub>
Location: Offset 01h
Type: Varies per bit

Bit	7	6	5	4	3	2	1	0		
Name	LOCKSCF		Reserved							
Reset	0	0	Reserved           0         0         0         0         0         0							

Bit	Туре	Description						
7	R/W1S LOCKSCF (Lock SWC Configuration). When set to 1, this bit locks the BLINK and 0 SLEDCTL register, and all bits of SWC_CTL, ALEDCTL, LEDBLNK, KBDWKCTL, PSPS2KEY0-7 registers by disabling writing to them (including to the LOCKSCF bit itse bit can be cleared by V <sub>DD3</sub> Power-Up reset (or Hardware reset).							
		0: R/W bits are enabled for write (default)						
		1: All bits are RO						
6-1		Reserved.						
0	R/W or RO	<b>LED_OPT (LED Control Option Select).</b> Selects either the Standard or the Advanced LED control option for the two power LEDs.						
		0: Advanced: LEDs controlled by the ALEDCTL and LEDBLNK registers at offsets 02h and 03h, respectively						
		1: Standard: LEDs controlled by the SLEDCTL register at offset 00h (default)						

### 6.3.4 Advanced LED Control Register (ALEDCTL)

This register configures the advanced LED control of the two LEDs connected to pins GRN\_LED and YLW\_LED of the PC87372 device. It is reset to 00h.

Power Well: V<sub>SB3</sub>

Location: Offset 02h, when LED\_OPT = 0 in the SWC\_CTL register

Type: R/W or RO

Bit	7	6	5	4	3	2	1	0
Name	Reserved		LEDCFG	LEDPOL	Reserved		LEDMOD	
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-6	Reserved.
5	<b>LEDCFG (LED Configuration).</b> This bit enables the use of either two regular LEDs, connected to the GRN_LED and YLW_LED pins or one dual-colored LED, connected between the two pins (see Figure 16 on page 75).
	0: One dual-colored LED (default)
	1: Two regular LEDs
4	<b>LEDPOL (LED Polarity).</b> This bit determines the polarity of GRN_LED and YLW_LED outputs. An active output, according to this bit setting, turns the LED on. For the dual-colored LED configuration, changing the polarity reverses the LED colors. The configurations described here apply to the "two regular LEDs" option only; see Table 29 on page 76).
	0: Active high: for connection configuration "b" in Figure 16 on page 75 (default)
	1: Active low: for connection configuration "a" in Figure 16 on page 75
3-2	Reserved.
1-0	<b>LEDMOD (LED Operation Mode).</b> These bits control the operation mode of GRN_LED and YLW_LED in each power state. Table 32 shows the behavior of the two LED outputs as a function of the system power state.

Table 32. GRN\_LED and YLW\_LED as a Function of the Power State

LEDMOD	V <sub>DD3</sub> Off <sup>1</sup>	V <sub>DD3</sub> On <sup>1</sup>	State S5 <sup>2</sup>	State S3 <sup>2</sup>	States S0 - S2 <sup>2</sup>	GRN_LED	YLW_LED
00 (default)	X <sup>3</sup>	Х	Х	Х	Х	S/W_GRN <sup>4</sup>	S/W_YLW <sup>5</sup>
01	Yes		Х	Х	Х	S/W_GRN	Blink <sup>6</sup>
01		Yes	Х	Х	X	S/W_GRN	S/W_YLW
	Х	Х	Yes			Off	Off
10	Х	Х		Yes		S/W_GRN	S/W_YLW
	Х	Х			Yes	S/W_GRN	S/W_YLW
11	Yes		Х	Х	X	Off	Off
		Yes	Х	Х	X	S/W_GRN	S/W_YLW

- 1. See Section 2.1.2 on page 24.
- 2. See Section 6.2.3 on page 74.
- 3. In this table, X is "Irrelevant".
- 4. Controlled by the value of GRNBLNK in the LEDBLNK register.
- 5. Controlled by the value of YLWBLNK in the LEDBLNK register.
- 6. Blink rate is 1 Hz with a duty cycle of 50%.

# 6.3.5 LED Blink Control Register (LEDBLNK)

This register controls the advanced blinking rate of the two LEDs connected to pins GRN\_LED and YLW\_LED of the PC87372 device. It is reset to 70h.

Power Well: V<sub>SB3</sub>

Location: Offset 03h, when LED\_OPT = 0 in the SWC\_CTL register

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	Reserved		GRNBLNK		Reserved		YLWBLNK	
Reset	0	1	1	1	0	0	0	0

Bit		Description								
7	Reserved.	Reserved.								
6-4	GRNBLNK (Green I	GRNBLNK (Green LED Blink Rate). These bits control the blinking rate of GRN_LED output.								
	Bits 6 5 4 Rate (Hz)	Duty Cycle								
	0 0 0: Off Always inactive 0 0 1: 0.25 12.5% 0 1 0: 0.5 25% 0 1 1: 1 50% 1 0 0: 2 50% 1 0 1: 3 50% 1 1 0: 4 50% 1 1 1: On Always active (default)									
3	Reserved.									
2-0	YLWBLNK (Yellow Bits 2 1 0 Rate (Hz)	LED Blink Rate). These bits control the blinking rate of YLW_LED output.  Duty Cycle								
	0 0 0: Off 0 0 1: 0.25 0 1 0: 0.5 0 1 1: 1 1 0 0: 2 1 0 1: 3 1 1 0: 4 1 1 1: On	Always inactive (default) 12.5% 25% 50% 50% 50% Always active								

### 6.3.6 Keyboard Wake-Up Control Register (KBDWKCTL)

This register configures the keyboard events detected by the Keyboard/Mouse Wake-Up Detector. It is reset to 40h.

Power Well: V<sub>SB3</sub>
Location: Offset 04h
Type: R/W or RO

Bit	7	6	5	4	3	2	1	0
Name	KBD	MODE	EVT	3CFG	EVT	2CFG	EVT	ICFG
Reset	0	1	0	0	0	0	0	0

Reset										
Bit		Description								
7-6		` •	board Mode S Wake-Up Dete	•	field selects of	ne of the key	board wake-u	up modes for	the	
	Bits 7 6	Keyb	oard Wake-Սլ	o Mode						
	0 0: 0 1: 1 0: 1 1:	1: Fast Any-Key: Indicates that any key was pressed on the keyboard (default) 0: Power Management Keys: Configured by bits 5-0 of KBDWKCTL register								
5-4	Event 3, relevant	which incoming only if the board dat	pard Event 3 (dicates that "Pe Keyboard/Moa sequence us	M Key 3" wa buse Wake-U <sub>l</sub>	s pressed on Detector is	the keyboard n Power Man	I. The setting agement Keys	of the EVT30 s mode (KBD	CFG field is MODE = 10)	
	Bits 5 4	Sequ	ence Length							
	0 0: 0 bytes: Keyboard Event 3 disabled (default) 0 1: 1 byte: PS2KEY6 1 0: 2 bytes: PS2KEY6, PS2KEY7 1 1: Reserved									
3-2	Event 2, relevant	which incoming only if the board dat	pard Event 2 dicates that "Pe Keyboard/Moa sequence us	M Key 2" wa use Wake-U <sub>l</sub>	s pressed on Detector is	the keyboard n Power Man	I. The setting agement Keys	of the EVT20 s mode (KBD	CFG field is MODE = 10).	
	Ditc									

# Bits 3 2 Sequence Length 0 0: 0 bytes: Keyboard Event 2 disabled (default) 0 1: 1 byte: PS2KEY3 1 0: 2 bytes: PS2KEY3, PS2KEY4 1 1: 3 bytes: PS2KEY3, PS2KEY4, PS2KEY5

EVT1CFG (Keyboard Event 1 Configuration). These bits configure the keyboard data sequence for Keyboard Event 1, which indicates that "PM Key 1" was pressed on the keyboard. The setting of the EVT1CFG field is relevant only if the Keyboard/Mouse Wake-Up Detector is in Power Management Keys mode (KBDMODE = 10). The keyboard data sequence used to detect Keyboard Event 1 is stored in registers PS2KEY0-2, starting with PS2KEY0.

#### **Bits**

#### 1 0 Sequence Length

- 0 0: 0 bytes: Keyboard Event 1 disabled (default)
- 0 1: 1 byte: PS2KEY0
- 1 0: 2 bytes: PS2KEY0, PS2KEY1
- 1 1: 3 bytes: PS2KEY0, PS2KEY1, PS2KEY2

# 6.3.7 PS2 Protocol Control Register (PS2CTL)

This register configures the keyboard and mouse events detected by the Keyboard/Mouse Wake-Up Detector. It is reset to 10h.

Power Well: V<sub>SB3</sub>
Location: Offset 05h
Type: R/W or RO

Bit	7	6	5	4	3	2	1	0
Name	DISPAR		MSEVCFG		KBEVCFG			
Reset	0	0	0	1	0	0	0	0

Bit		Description
7		(Disable Parity Check). This controls the parity checking of the keyboard and mouse data by the /Mouse Wake-Up Detector.
	0: Enabl	e parity check (default)
	1: Disab	le parity check
6-4		<b>G (Mouse Event Configuration).</b> These bits configure the mouse data sequence for the Mouse event etting them to a new value, these bits must be cleared by writing a value of '000'.
	Bits 6 5 4	Event Configuration
	0 0 0: 0 0 1: 0 1 0: 0 1 1: 1 0 0: 1 0 1: 1 1 0: 1 1 1:	Disable mouse wake-up detection Wake-up on any mouse movement or button click (default) Wake-up on left button click Wake-up on left button double-click Wake-up on right button click Wake-up on right button double-click Wake-up on any button single-click (left, right or middle) Wake-up on any button double-click (left, right or middle)
3-0	Keyboard KBEVCF Password registers	<b>G (Keyboard Event Configuration).</b> These bits configure the keyboard data sequence for the event indicating that any key or key sequence was pressed on the keyboard. The setting of the G field is relevant only if the Keyboard/Mouse Wake-Up Detector is in either Special Key Sequence of mode (KBDMODE = 00). The keyboard data sequence used to detect a Keyboard Event is stored in PS2KEY0-7, starting with PS2KEY0. Before setting them to a new value, the KBEVCFG field must be y writing a value of '0000'.
	Bits 3 2 1 0	Event Configuration
	0 0 0 0:	•
	0 0 0 0 1 to 0 1 1 1	Special Key Sequence mode consisting of from two to eight PS/2 data bytes, "Make" and "Break" codes (including Shift and Alt keys)
	1 0 0 0 to	Password Enabled mode with consisting of from one to eight keys "Make" code (excluding Shift and Alt keys)

### 6.3.8 Keyboard Data Shift Register (KDSR)

When keyboard wake-up detection is enabled, this register stores the keyboard data shifted in from the keyboard during data transmission. It is reset to 00h.

Power Well: V<sub>SB3</sub> Location: Offset 06h

Type: RO

Bit	7	6	5	4	3	2	1	0
Name				Keyboa	ard Data			
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-0	Keyboard Data.

#### 6.3.9 Mouse Data Shift Register (MDSR)

When mouse wake-up detection is enabled, this register stores the mouse data shifted in from the mouse during data transmission. It is reset to 00h.

Power Well: V<sub>SB3</sub>

Location: Offset 07h (offset in PC8741x = 17h)

Type: RO

Bit	7	6	5	4	3	2	1	0
Name	Reserved						Mouse Data	
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-3	Reserved.
2-0	Mouse Data.

## 6.3.10 PS2 Keyboard Key Data 0 to 7 Registers (PS2KEY0-7)

These eight registers (PS2KEY0-7) store the data bytes for Special Key Sequence or Password mode (KBDMODE = 00) or for Power Management Keys mode (KBDMODE = 10) of the Keyboard/Mouse Wake-Up Detector.

In Special Key Sequence or in Password modes, the keyboard data is stored as follows:

- PS2KEY0 register stores the data byte for the first key in the sequence.
- PS2KEY1 register stores the data byte for the second key in the sequence.
- PS2KEY2-7 registers store data bytes for the third to eighth key in the sequence.

For keyboard data storage in Power Management Keys mode, see Section 6.3.6 on page 82.

When one of these registers is set to 00h, it indicates that the value of the corresponding data byte is ignored (i.e., it is not compared with the keyboard data). These registers are reset to 00h.

Power Well: V<sub>SB3</sub>

Location: Offset 08h to 0Fh

Type: R/W, RO

Bit	7	6	5	4	3	2	1	0
Name				Data By	te of Key			
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-0	Data Byte of Key.

#### **6.4 ACPI REGISTERS**

The ACPI registers are organized in two groups, which are both powered by  $V_{SB3}$ . The offsets of the two groups of ACPI registers are related to the base address determined by the Base Address registers at indexes 62h-63h in the SWC device configuration.

The PC87372 device supports the General-Purpose Event 1, ACPI generic register group. This group contains the GPE1\_STS and GPE1\_EN registers, each with a length of one byte. In addition, the device supports the "child" events of the General-Purpose Event 1 register group in the GPE1\_STS\_0-GPE1\_STS\_3 and the GPE1\_EN\_0-GPE1\_EN\_3 registers.

The following abbreviations are used to indicate the Register Type:

- R/W = Read/Write.
- R = Read from register (data written to this address is sent to a different register).
- W = Write (see above).
- RO = Read Only.
- WO = Write Only. Reading from the bit returns 0.
- R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
- R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

#### 6.4.1 ACPI Register Map

The following table lists the ACPI registers. All of these registers are  $V_{SB3}$  powered.

Table 33. ACPI Register Map

Base Registers	Offset	Mnemonic	Register Name	Туре	Power Well	Section
At index	00h	GPE1_STS	General-Purpose Status 1 Register	R/W1C	V <sub>SB3</sub>	6.4.2
62h, 63h	01h-03h	Reserved				
	04h	GPE1_EN	General-Purpose Enable 1 Register	R/W	V <sub>SB3</sub>	6.4.3
	05h-07h	Reserved				
	08h	GPE1_STS_0	General-Purpose Status 1 Register 0	R/W1C	V <sub>SB3</sub>	6.4.4
	09h GPE1_STS_1 0		General-Purpose Status 1 Register 1	R/W1C	V <sub>SB3</sub>	6.4.5
	0Ah	GPE1_STS_2	General-Purpose Status 1 Register 2	R/W1C	V <sub>SB3</sub>	6.4.6
	0Bh	GPE1_STS_3	General-Purpose Status 1 Register 3	R/W1C	V <sub>SB3</sub>	6.4.7
	0Ch	GPE1_EN_0	General-Purpose Enable 1 Register 0	R/W	V <sub>SB3</sub>	6.4.8
	0Dh	GPE1_EN_1	General-Purpose Enable 1 Register 1	R/W	V <sub>SB3</sub>	6.4.9
	0Eh	GPE1_EN_2	General-Purpose Enable 1 Register 2	R/W	V <sub>SB3</sub>	6.4.10
	0Fh	GPE1_EN_3	General-Purpose Enable 1 Register 3	R/W	V <sub>SB3</sub>	6.4.11

### 6.4.2 General-Purpose Status 1 Register (GPE1\_STS)

This register contains the global Power Management Event status bit. This register belongs to the General-Purpose Event 1 register group of the ACPI generic-feature space registers.

The status bit behaves according to the Sticky Status Bit definition in the ACPI Specification (i.e., the bit is set when the level of the hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: V<sub>SB3</sub>
Location: Offset 00h
Type: R/W1C

Bit	7	6	5	4	3	2	1	0		
Name		Reserved								
Reset	0	0	0	0	0	0	0	0		

Bit	Description
7-1	Reserved.
0	PME_STS (Power Management Event Status). Indicates that an enabled Power Management event has occurred. This bit is set if at least one enabled event (in GPE1_EN_0 to GPE1_EN_3 registers) is active (in GPE1_STS_0 to GPE1_STS_3 registers). This bit can be reset by writing 1 only if all the enabled events are inactive.
	0: Inactive (default)
	1: At least one enabled "child" event was active since this bit was last cleared

#### 6.4.3 General-Purpose Enable 1 Register (GPE1\_EN)

This register contains the global Power Management Event enable bit. This register belongs to the General-Purpose Event 1 register group of the ACPI generic-feature space registers. It is reset to 00h.

The enable bit behaves according to the Enable Bit definition in the ACPI Specification (i.e., the bit can be read or written by software).

Power Well: V<sub>SB3</sub>
Location: Offset 04h
Type: R/W

Bit	7	6	5	4	3	2	1	0		
Name		Reserved								
Reset	0	0	0	0	0	0	0	0		

Bit	Description
7-1	Reserved.
	PME_EN (Power Management Event Enable). Controls SCI (SIOPME) generation by a set PME_STS bit. If this bit is set, a set PME_STS bit in GPE1_STS register generates an SCI interrupt.  0: Disable SCI (default)  1: Enable SCI generation by a set PME_STS bit

## 6.4.4 General-Purpose Status 1 Register 0 (GPE1\_STS\_0)

This register contains "child" events 0-7 of the GPE1\_STS register.

The status bits behave according to the Sticky Status Bit definition in the ACPI Specification (i.e., the bit is set when the hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: V<sub>SB3</sub>
Location: Offset 08h
Type: R/W1C

Bit	7	6	5	4	3	2	1	0
Name	GPIOE07 _STS	GPIOE06 _STS	GPIOE05 _STS	GPIOE04 _STS	GPIOE03 _STS	GPIOE02 _STS	GPIOE01 _STS	GPIOE00 _STS
Reset	0	0	0	0	0	0	0	0

Bit	Description
7	GPIOE07_STS (GPIOE07 Event Status). Indicates that an active event has been detected at pin 7 of GPIOE Port 0. The event has programmable polarity and the debounce option (see Section 5.3 on page 65). The bit is set by an active level at the GPIOE07 pin. Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: An active event has occurred
6-0	<b>GPIOE06_STS to GPIOE00_STS (GPIOE06 to GPIOE00 Event Status).</b> Same as above for pins 6-0 of GPIOE Port 0.

# 6.4.5 General-Purpose Status 1 Register 1 (GPE1\_STS\_1)

This register contains "child" events 8-15 of the GPE1\_STS register.

The status bits behave according to the Sticky Status Bit definition in the ACPI Specification (i.e., the bit is set when the hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: V<sub>SB3</sub>
Location: Offset 09h
Type: R/W1C

Bit	7	6	5	4	3	2	1	0
Name		Rese	erved		GPIOE13 _STS	GPIOE12 _STS	GPIOE11 _STS	GPIOE10 _STS
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-4	Reserved.
3	<b>GPIOE13_STS (GPIO13 Event Status).</b> Indicates that an active event has been detected at pin 3 of GPIOE Port 1. The event has programmable polarity and the debounce option (see Section 5.3 on page 65). The bit is set by an active level at the GPIOE13 pin. Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: An active event has occurred
2-0	<b>GPIOE12_STS to GPIOE10_STS (GPIOE12 to GPIOE10 Event Status).</b> Same as above for pins 2-0 of GPIOE Port 1.

# 6.4.6 General-Purpose Status 1 Register 2 (GPE1\_STS\_2)

This register contains "child" events 16-23 of the GPE1\_STS register.

The status bits behave according to the Sticky status bit definition in the ACPI Specification (i.e., the bit is set when the level of the hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: V<sub>SB3</sub>
Location: Offset 0Ah
Type: R/W1C

Bit	7	6	5	4	3	2	1	0
Name	KBD_EVT3 _STS	KBD_EVT2 _STS	KBD_EVT1 _STS	MS_EVT _STS	KBD_ANYK _STS	RI_EVT _STS	Reserved	
Reset	0	0	0	0	0	0	0	0

Bit	Description
7	KBD_EVT3_STS (Keyboard Event 3 Status). Indicates that "PM Key 3" was pressed and that the event was identified by the Keyboard/Mouse Wake-Up Detector. This bit is set only if the Keyboard/Mouse Wake-Up Detector is in Power Management Keys mode (see Section 6.3.6 on page 82). Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: The "PM Key 3" key was pressed on the keyboard
6	KBD_EVT2_STS (Keyboard Event 2 Status). Indicates that "PM Key 2" was pressed and that the event was identified by the Keyboard/Mouse Wake-Up Detector. This bit is set only if the Keyboard/Mouse Wake-Up Detector is in Power Management Keys mode (see Section 6.3.6 on page 82). Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: The "PM Key 2" key was pressed on the keyboard
5	KBD_EVT1_STS (Keyboard Event 1 Status). This bit indicates that a keyboard event occurred and was identified by the Keyboard/Mouse Wake-Up Detector. The event type depends on the selected operation mode for the Keyboard/Mouse Wake-Up Detector (see Sections 6.3.6 and 6.3.7 on page 82.):
	Pressing any key or a sequence of special keys in Special Key Sequence mode
	Pressing a sequence of keys in Password mode
	Pressing the "PM Key 1" in Power Management Keys mode
	Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: A keyboard event occurred
4	MS_EVT_STS (Mouse Event Status). Indicates that a mouse event occurred and was identified by the Keyboard/Mouse Wake-Up Detector (see Section 6.3.7 on page 83). Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: A mouse event occurred
3	KBD_ANYK_STS (Keyboard Any-Key Status). This bit indicates that any key was pressed and that the event was identified by the Keyboard/Mouse Wake-Up Detector. This bit is set only if the Keyboard/Mouse Wake-Up Detector is in Fast Any-Key mode (see Section 6.3.6 on page 82). Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: A keyboard event occurred
2	RI_EVT_STS (RI Event Status). Indicates that a telephone ring signal was received at the Serial Port and the event was identified by the RI Wake-Up Detector. This bit is set by a high-to-low transition at the RI pin (see Section 6.2.1 on page 71). Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: A telephone ring signal was received at the Serial Port
1-0	Reserved.

# 6.4.7 General-Purpose Status 1 Register 3 (GPE1\_STS\_3)

This register contains "child" events 24-31 of the GPE1\_STS register.

The status bits behave according to the Sticky Status Bit definition in the ACPI Specification (i.e., the bit is set when the level of the hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: V<sub>SB3</sub>
Location: Offset 0Bh
Type: R/W1C

Bit	7	6	5	4	3	2	1	0
Name	Reserved			MOD_IRQ _STS	MS_IRQ _STS	KBD_IRQ _STS	Rese	erved
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-5	Reserved.
4	MOD_IRQ_STS (Modules IRQ Event Status). Indicates that an IRQ was generated by one of the Legacy modules (FDC, Parallel Port, Serial Port) or the Fan Speed Monitor. This bit is set only if the IRQ is enabled for wake-up (bit 4 of the Standard configuration register at index 70h) and the related module is active; see Section 3.2.3 on page 32. Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: An enabled IRQ from one of the Legacy modules or the Fan Speed Monitor is active
3	MS_IRQ_STS (Mouse IRQ Event Status). Indicates that an IRQ was generated by the mouse interface section of the KBC module. This bit is set only if the IRQ is enabled for wake-up (bit 4 of the Mouse Logical Device configuration register at index 70h) and the KBC module is active (see Section 3.2.3 on page 32). Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: An enabled IRQ from the mouse interface section of the KBC module is active
2	KBD_IRQ_STS (Keyboard IRQ Event Status). Indicates that an IRQ was generated by the keyboard interface section of the KBC module. This bit is set only if the IRQ is enabled for wake-up (bit 4 of the Keyboard Logical Device configuration register at index 70h) and the KBC module is active (see Section 3.2.3 on page 32). Writing 1 clears this bit; writing 0 is ignored.
	0: Inactive since last cleared (default)
	1: An enabled IRQ from the keyboard interface section of the KBC module is active
1-0	Reserved.

### 6.4.8 General-Purpose Enable 1 Register 0 (GPE1\_EN\_0)

This register contains "child" events 0-7 of the GPE1\_EN register.

The enable bits behave according to the Enable Bit definition in the ACPI Specification (i.e., the bit can be read or written by software).

Power Well: V<sub>SB3</sub> Location: Offset 0Ch

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	GPIOE07 _EN	GPIOE06 _EN	GPIOE05 _EN	GPIOE04 _EN	GPIOE03 _EN	GPIOE02 _EN	GPIOE01 _EN	GPIOE00 _EN
Reset	0	0	0	0	0	0	0	0

Bit	Description
7	<b>GPIOE07_EN (GPIOE07 Event Enable).</b> Enables an active event at pin 7 of GPIOE Port 0 to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event to set PME_STS
6-0	GPIOE06_EN to GPIOE00_EN (GPIOE06 to GPIOE00 Event Enable). Same as above for pins 6-0 of GPIOE Port 0.

#### 6.4.9 General-Purpose Enable 1 Register 1 (GPE1\_EN\_1)

This register contains "child" events 8-15 of the GPE1\_EN register.

The enable bits behave according to the Enable Bit definition in the ACPI Specification (i.e., the bit can be read or written by software).

Power Well: V<sub>SB3</sub> Location: Offset 0Dh

Type: R/W

Bit	7	6	5	4	3	2	1	0
Name		Rese	erved		GPIOE13 _EN	GPIOE12 _EN	GPIOE11 _EN	GPIOE10 _EN
Reset	0 0 0 0				0	0	0	0

Bit	Description
7-4	Reserved.
3	<b>GPIOE13_EN (GPIOE13 Event Enable).</b> Enables an active event at pin 3 of GPIOE Port 1 to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event to set PME_STS
2-0	GPIOE12_EN to GPIOE10_EN (GPIOE12 to GPIOE10 Event Enable). Same as above for pins 2-0 of GPIOE Port 1.

### 6.4.10 General-Purpose Enable 1 Register 2 (GPE1\_EN\_2)

This register contains "child" events 16-23 of the GPE1\_EN register.

The enable bits behave according to the Enable Bit definition in the ACPI Specification (i.e., the bit can be read or written by software).

Power Well: V<sub>SB3</sub>
Location: Offset 0Eh
Type: R/W

Bit	7	6	5	4	3	2	1	0
Name	KBD_EVT3 _EN	KBD_EVT2 _EN	KBD_EVT1 _EN	MS_EVT _EN	KBD_ANYK _EN	RI_EVT _EN	Reserved	

Bit	Description
7	KBD_EVT3_EN (Keyboard Event 3 Enable). Enables the event of pressing "PM Key 3" (on the keyboard) to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of pressing the "PM Key 3" on the keyboard to set PME_STS
6	<b>KBD_EVT2_EN (Keyboard Event 2 Enable).</b> Enables the event of pressing "PM Key 2" (on the keyboard) to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of pressing the "PM Key 2" on the keyboard to set PME_STS
5	KBD_EVT1_EN (Keyboard Event 1 Enable). Enables the event of pressing any key, key sequence or "PM Key 1" (on the keyboard) to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of pressing a sequence of keys or the "PM Key 1" on the keyboard to set PME_STS
4	MS_EVT_EN (Mouse Event Enable). Enables a mouse event identified by the Keyboard/Mouse Wake-Up Detector to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of mouse event identified by the Keyboard/Mouse Wake-Up Detector to set PME_STS
3	KBD_ANYK_EN (Keyboard Any-Key Enable). Enables the event of pressing any key (on the keyboard) to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of pressing any key on the keyboard to set PME_STS
2	RI_EVT_EN (RI Event Enable). Enables a telephone ring, received at Serial Port and identified by the RI Wake- Up Detector, to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of telephone ring event received at the Serial Port to set PME_STS
1-0	Reserved.

## 6.4.11 General-Purpose Enable 1 Register 3 (GPE1\_EN\_3)

This register contains "child" events 24-31 of the GPE1\_EN register.

The enable bits behave according to the Enable Bit definition in the ACPI Specification (i.e., the bit can be read or written by software).

Power Well: V<sub>SB3</sub>
Location: Offset 0Fh

Type: R/W

Bit	7 6 5			4	3	2	1	0
Name	Reserved			MOD_IRQ _EN	MS_IRQ _EN	KBD_IRQ _EN	Rese	erved
Reset	0	0	0	0	0	0	0	0

Bit	Description
7-5	Reserved.
4	MOD_IRQ_EN (Modules IRQ Event Enable). Enables an active IRQ from one of the Legacy modules or the Fan Speed Monitor to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of an active IRQ from one of the Legacy modules or the Fan Speed Monitor to set PME_STS
3	MS_IRQ_EN (Mouse IRQ Event Enable). Enables an IRQ generated by the mouse interface section of the KBC module to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of an IRQ generated by the mouse interface section of the KBC module to set PME_STS
2	KBD_IRQ_EN (Keyboard IRQ Event Enable). Enables an IRQ generated by the keyboard interface section of the KBC module to set PME_STS bit in GPE1_STS register.
	0: Disable event (default)
	1: Enable event of an IRQ generated by the keyboard interface section of the KBC module to set PME_STS
1-0	Reserved.

# 6.5 SYSTEM WAKE-UP CONTROL REGISTER BITMAP

Table 34. SWC Register Map with Base Address at Index 60h, 61h

	Register				Ві	its				
Offset	Mnemonic	7	6	5	4	3	2	1	0	
004	SLEDCTL LED_OPT=1		Reserved BLINK							
00h	Reserved LED_OPT=0									
01h	SWC_CTL	LOCKSCF			Rese	erved			LED_OPT	
	ALEDCTL LED_OPT=0	Rese	erved	LEDCFG	LEDPOL	Rese	erved	LEC	OMOD	
02h	Reserved LED_OPT=1				Rese	erved				
03h	LEDBLNK LED_OPT=0	Reserved		GRNBLNK		Reserved		YLWBLNK	NK	
USn	Reserved LED_OPT=1				Rese	erved				
04h	KBDWKCTL	KBDN	10DE	EVT3	BCFG	EVT2	CFG	EVT	1CFG	
05h	PS2CTL	DISPAR		MSEVCFG			KBE'	VCFG		
06h	KDSR				Keyboa	rd Data				
07h	MDSR			Reserved				Mouse Dat	a	
08h	PS2KEY0				Data By	te of Key				
09h	PS2KEY1				Data By	te of Key				
0Ah	PS2KEY2				Data By	te of Key				
0Bh	PS2KEY3				Data By	te of Key				
0Ch	PS2KEY4				Data By	te of Key				
0Dh	PS2KEY5				Data By	te of Key				
0Eh	PS2KEY6				Data By	te of Key				
0Fh	PS2KEY7				Data By	te of Key				

Table 35. ACPI Register Map with Base Address at Index 62h, 63h

R	Register	Bits									
Offset	Mnemonic	7	6	5	4	3	2	1	0		
00h	GPE1_STS				Reserved				PME_STS		
01h- 03h	Reserved		Reserved								
04h	GPE1_EN				Reserved				PME_EN		
05h- 07h	Reserved				Rese	erved					
08h	GPE1_STS_0	GPIOE07 _STS	GPIOE06 _STS	GPIOE05 _STS	GPIOE04 _STS	GPIOE03 _STS	GPIOE02 _STS	GPIOE01 _STS	GPIOE00 _STS		
09h	GPE1_STS_1		Rese	erved		GPIOE13 _STS	GPIOE12 _STS	GPIOE11 _STS	GPIOE10 _STS		
0Ah	GPE1_STS_ 2	KBD_EVT3 _STS	KBD_EVT2 _STS	KBD_EVT1 _STS	MS_EVT _STS	KBD_ANYK _STS	RI_EVT _STS	Rese	erved		
0Bh	GPE1_STS_3		Reserved		MOD_IRQ _STS	MS_IRQ _STS	KBD_IRQ _STS	Rese	erved		
0Ch	GPE1_EN_0	GPIOE07 _EN	GPIOE06 _EN	GPIOE05 _EN	GPIOE04 _EN	GPIOE03 _EN	GPIOE02 _EN	GPIOE01 _EN	GPIOE00 _EN		
0Dh	GPE1_EN_1		Rese	erved		GPIOE13 _EN	GPIOE12 _EN	GPIOE11 _EN	GPIOE10 _EN		
0Eh	GPE1_EN_2	KBD_EVT3 _EN	KBD_EVT2 _EN	KBD_EVT1 _EN	MS_EVT _EN	KBD_ANY K_EN	RI_EVT _EN	Reserved			
0Fh	GPE1_EN_3		Reserved		MOD_IRQ _EN	MS_IRQ _EN	KBD_IRQ _EN	Rese	erved		

## 7.0 Fan Speed Monitor

This chapter describes a generic Fan Speed Monitor unit. One or more Fan Speed Monitor units are included in the Fan Speed Monitor (FSM) module. For the implementation used in this device, see Section 3.14.1 on page 60.

#### 7.1 OVERVIEW

The Fan Speed Monitor measures the fan speed by measuring the time between consecutive "active" tachometer pulses (obtained from the tachometer pulses generated by the fan). The FSM provides to the system a current speed reading; it can also alert the system by interrupt whenever the speed drops below a programmable threshold. The FSM indicates whether the speed is just below the threshold or low enough to consider the fan stopped (i.e., inefficient fan operation).

Figure 17 shows the basic system configuration of the Fan Speed Monitor.




Figure 17. Fan Speed Monitor - System Configuration

#### 7.2 FUNCTIONAL DESCRIPTION

The fan generates a tachometer pulse every half or full revolution (depending on the fan type). These pulses are fed into the Fan Speed Monitor through the FANTACH input pin.

The FANTACH pin has a Schmitt Trigger input buffer. In addition, the FANTACH signal passes through a digital filter, which ignores any tachometer pulses shorter than 750  $\mu$ s. This filter can be enabled by setting FILTER\_DIS bit in FMCSR register to 0.

Speed monitoring is based on measuring the time between tachometer pulses generated by the fan. The Fan Speed Monitor measures the time for a full fan revolution. Since fans generate one or two tachometer pulses per revolution (depending on the fan type), the incoming pulses at the FANTACH pin are either used directly or are divided by 2 to produce the active tachometer pulses. These active pulses eventually control the fan speed counter. Incoming tachometer pulse decimation is controlled by TPPR bit in FMCSR register.

The fan speed measured by the counter during a full fan revolution is stored as a 16-bit FAN\_SPD value, where FAN\_SPD\_HIGH is the high byte and FAN\_SPD\_LOW is the low byte. The rotational speed of the fan is calculated according to the following relationship:

Rotational Speed of Fan (in RPM) = 
$$60 * \frac{32000}{\text{FAN SPD}}$$

The Fan Speed Monitor consists of a 16-bit counter, which measures the fan speed, and two 16-bit registers, FAN\_SPD, which holds the current fan speed value, and THRSH, which holds the threshold value. The 16-bit THRSH value is composed of THRSH\_HIGH (the high byte) and THRSH\_LOW (the low byte). Figure 18 is a simplified diagram of the Fan Speed Monitor.

The Up Counter and the FAN\_SPD data are cleared to 0 when the Fan Speed Monitor is disabled.

When the Fan Speed Monitor is enabled (by FANMON\_EN bit in FSMCF register; see Section 3.14.3 on page 61) and there is no counter overflow, the Up Counter, which is clocked by a 32.000 KHz internal clock, increments by 1. Starting from the second active FANTACH pulse (after activation) and on every subsequent active FANTACH pulse, the FAN\_SPD data is updated with the contents of the counter, the counter is cleared to 0 and SPD\_RDY bit in FMCSR register is set to 1.

The above operation continually repeats itself, updating the current speed value as long as the FAN\_SPD value is less than or equal to the THRSH value.

When the FAN\_SPD value exceeds the THRSH value, OVR\_THR bit in FMCSR register is set to 1. An interrupt is also asserted if IRQ\_EN bit in FMCSR register is set to 1 (i.e., interrupt is enabled). After OVR\_THR bit is set, the FAN\_SPD data is no longer updated with new values from the Up Counter. A new value is loaded into FAN\_SPD data only after OVR\_THR bit is cleared by writing 1. This guarantees that the FAN\_SPD value that generated the interrupt remains available for the interrupt handler.

If the Up Counter exceeds FFFFh, OVFLOW bit in FMCSR register is set to 1, the FAN\_SPD data is set to FFFFh, and the interrupt is asserted (if enabled). The FAN\_SPD data continues to be updated with new values from the Up Counter. OVFLOW bit is cleared to 0 when 1 is written to it.

To read the FAN\_SPD data:

- Read the FMSPRL register: This reads the low byte of the FAN\_SPD data and saves the high byte in a latch. In addition, the SPD\_RDY bit in the FMCSR register is cleared to 0.
- Read the FMSPRH register: This reads the high byte of the FAN\_SPD data from the latch.




Figure 18. Fan Speed Monitor (Simplified Diagram)

#### 7.3 FAN SPEED MONITOR REGISTERS

The following abbreviations are used to indicate the Register Type:

- R/W = Read/Write.
- R = Read from register (write to the same address is to a different register).
- W = Write (see above).
- RO = Read Only.
- WO = Write Only. Reading from the bit returns 0.
- R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
- R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

#### 7.3.1 Fan Speed Monitor Register Map

Table 36. Fan Speed Monitor Register Map

Offset	Mnemonic	Register Name	Туре	Power Well	Section
Device specific <sup>1</sup>	FMTHRL	Fan Speed Monitor Threshold Low	R/W	V <sub>DD3</sub>	7.3.2
Device specific <sup>1</sup>	FMTHRH	Fan Speed Monitor Threshold High	R/W	V <sub>DD3</sub>	7.3.3
Device specific <sup>1</sup>	FMSPRL	Fan Speed Monitor Speed Low	RO	V <sub>DD3</sub>	7.3.4
Device specific <sup>1</sup>	FMSPRH	Fan Speed Monitor Speed High	RO	V <sub>DD3</sub>	7.3.5
Device specific <sup>1</sup>	FMCSR	Fan Speed Monitor Control and Status	Varies per bit	V <sub>DD3</sub>	7.3.6

<sup>1.</sup> The location of this register is defined in Section 3.14.1 on page 60.

#### 7.3.2 Fan Speed Monitor Threshold Low Register (FMTHRL)

This register holds the low byte (bits 7-0) of the lowest permitted fan speed value. It is reset to FFh.

Power Well: V<sub>DD3</sub>

Location: Device specific

Type: R/W

Bit	7	6	5	4	3	2	1	0			
Name		THRSH_LOW									
Reset	1 1 1 1 1 1 1							1			

Bit	Description
7-0	THRSH_LOW (Fan Speed Threshold Value - Low). This field contains the low byte of the threshold setting, indicating the lowest permitted fan speed value. If the number of clock cycles counted in one fan revolution is higher than the THRSH value, OVR_THR bit is set in FMCSR register and the FAN_SPD data is "frozen" at its last value. In addition, an interrupt (if enabled) is issued.
	To prevent unpredictable results, the contents of this register can only be changed when the corresponding FANMON_EN bit in FSMCF register is reset to 0 (see Section 3.14.3 on page 61).

# 7.3.3 Fan Speed Monitor Threshold High Register (FMTHRH)

This register holds the high byte (bits 15-8) of the lowest permitted fan speed value. It is reset to FFh.

Power Well: V<sub>DD3</sub>

Location: Device specific

Type: R/W

Bit	7	6	5	4	3	2	1	0			
Name	THRSH_HIGH										
Reset	1	1 1 1 1 1 1 1 1									

Bit	Description
7-0	THRSH_HIGH (Fan Speed Threshold Value - High). This field contains the high byte of the threshold for the
	lowest permitted fan speed value; see Section 7.3.2 on page 97 for the description of this field.

#### 7.3.4 Fan Speed Monitor Speed Low Register (FMSPRL)

This register contains the low byte (bits 7-0) of the current fan speed value, which is updated once per fan revolution. It is reset to 00h. Whenever the FMSPRL register is read, the high byte of the FAN\_SPD data is latched to save the current fan speed value until FMSPRH register is read. Therefore, the FMSPRL register must be read first. When FMSPRL register is read, SPD\_RDY bit in FMCSR register is reset.

The FAN\_SPD data is reset when one of the following conditions occurs:

System reset (see Section 2.2 on page 26).

• The corresponding FANMON\_EN bit in FSMCF register is reset to 0 (see Section 3.14.3 on page 61).

Power Well: V<sub>DD3</sub>

Location: Device specific

Type: RO

Bit	7 6		5 4 3			2	1	0		
Name	FAN_SPD_LOW									
Reset	0	0 0 0 0 0 0 0								

Bit	Description
	FAN_SPD_LOW (Fan Speed Value - Low). This field contains the low byte of the current fan speed value. The 16-bit FAN_SPD data represents the number of clock cycles counted during one full revolution of the fan, according to the setting of TPPR bit in FMCSR register. When SPD_RDY bit is set in FMCSR register, FAN_SPD contains new speed data that has not yet been read.

### 7.3.5 Fan Speed Monitor Speed High Register (FMSPRH)

This register contains the high byte (bits 15-8) of the current fan speed value, which is updated once per fan revolution. It is reset to 00h. FMSPRH register must be read last; see Section 7.3.4 on page 98.

Power Well: V<sub>DD3</sub>

Location: Device specific

Type: RC

Bit	7	6	5	4	3	2	1	0			
Name		FAN_SPD_HIGH									
Reset	0 0 0 0 0 0 0										

Bit	Description
7-0	<b>FAN_SPD_HIGH (Fan Speed Value - High).</b> This field contains the high byte of the current fan speed value. See Section 7.3.4 on page 98 for the description of this field.

#### 7.3.6 Fan Speed Monitor Control and Status Register (FMCSR)

This register contains control and status bits of the Fan Speed Monitor unit. FMCSR is reset to 10h.

Power Well: V<sub>DD3</sub>

Location: Device specific Type: Varies per bit

Bit	7	6 5		4	3	2	1	0
Name	TPPR	Reserved		FILTER_DIS	IRQ_EN	OVFLOW	OVR_THR	SPD_RDY
Reset	0	0	0 0		0	0	0	0

Bit	Туре	Description					
7	R/W	<b>TPPR (Tachometer Pulses Per Revolution).</b> This bit selects the number of pulses per fan revolution generated by the tachometer and thus the division factor of the incoming pulses at the FANTACH pin 0: Two pulses per revolution: division by 2 (default)					
		1: One pulse per revolution: no division					
		To prevent unpredictable results, the value of this bit can only be changed when the corresponding FANMON_EN bit in FSMCF register is reset to 0 (see Section 3.14.3 on page 61).					
6-5	_	Reserved.					
4	R/W	FILTER_DIS (Filter Disable). When this bit is set to 1, the digital Low Pass Filter on the FANTACH input is disabled.					
		0: Digital Low Pass Filter enabled					
		1: Digital Low Pass Filter disabled (default)					
		To prevent unpredictable results, the value of this bit can only be changed when the corresponding FANMON_EN bit in FSMCF register is reset to 0 (see Section 3.14.3 on page 61).					
3	R/W	<b>IRQ_EN (Fan Interrupt Enable).</b> This bit controls the routing of Overflow and Over Threshold events to the FSM module interrupt.					
		0: Interrupt disabled (default)					
		1: Interrupt enabled. An interrupt is asserted when either OVR_THR bit or OVFLOW bit is set to 1.					
2	R/W1C	<b>OVFLOW (Overflow).</b> This bit indicates that the number of clock cycles counted during one full revolution of the fan exceeds 65536 (FFFFh) clocks. This is equivalent to a fan speed slower than 29.3 RPM. At this speed, fan cooling is inefficient; therefore, the fan is considered stopped and an interrupt (if enabled) is issued. Writing 1 to this bit clears it to 0.					
		0: No overflow occurred since the last time this bit was cleared by writing 1 (default)					
		1: Counter overflow (FFFFh) occurred					

Bit	Туре	Description
1	R/W1C	<b>OVR_THR (Over Threshold).</b> This bit indicates that the FAN_SPD value (current speed) is higher than the THRSH value. This is equivalent to a fan speed slower than [60 * 32000 / THRSH] RPM. At this speed, the fan cooling is less efficient; therefore, an interrupt (if enabled) is issued. Writing 1 to this bit clears it to 0.
		0: No Over Threshold occurred since the last time this bit was cleared by writing 1 (default) 1: FAN SPD value is higher than THRSH value
0	RO	SPD_RDY (Speed Data Ready). This bit indicates that the FAN_SPD data contains a new current speed value that has not yet been read. SPD_RDY is set to 1 on each "active" tachometer pulse (after the division selected by TPPR bit) received at the FANTACH input, starting from the third "active" pulse, if OVR_THR bit is 0. SPD_RDY is cleared to 0 whenever FMSPRL register is read or when OVFLOW bit is set.  0: The FAN_SPD data is either invalid or has already been read (default)
		1: FAN_SPD data contains a new value

# 7.4 FAN SPEED MONITOR REGISTER BITMAP

Table 37. Fan Speed Monitor Register Bitmap

Regist	Bits									
Offset <sup>1</sup>	Mnemonic	7	6	5	4	3	2	1	0	
Device Specific	FMTHRL		THRSH_LOW							
Device Specific	FMTHRH		THRSH_HIGH							
Device Specific	FMSPRL				FAN_SF	D_LOW				
Device Specific	FMSPRH				FAN_SP	D_HIGH				
Device Specific	FMCSR	TPPR	Rese	erved	FILTER _DIS	IRQ_EN	OVFLOW	OVR_THR	SPD_RDY	

<sup>1.</sup> The location of these registers is defined in Section 3.14.1 on page 60.

#### 8.0 Glue Functions

This chapter describes the glue functions integrated in the PC87372 device.

#### 8.1 OVERVIEW

This module contains 11 glue functions. Most of them operate independently of the other functions and of the other modules in the PC87372 device.

The 11 glue functions are divided into three groups:

- Power-related functions:
  - Highest active Main supply reference (REF5V)
  - Highest active Standby supply reference (REF5V\_STBY)
  - Resume reset (RSMRST)
  - Main power good (PWRGD\_3V)
  - Rambus SCK clock gate control (SCK\_BJT\_GATE)
  - Power distribution control (BKFD\_CUT, LATCHED\_BF\_CUT)
  - Main power supply control (PS\_ON)
- Miscellaneous functions:
  - CNR downstream codec dynamic control (CDC\_DWN\_RST)
  - Hard-disk LED indicator control (HD\_LED)
- SMBus support functions:
  - SMBus voltage translation (3V\_DDCSCL, 3V\_DDCSDA, 5V\_DDCSCL, 5V\_DDCSDA)
  - SMBus isolation (SMB1\_SCL, SMB1\_SDA, SMB2\_SCL, SMB2\_SDA)

Each function is described in the following sections.

#### 8.2 FUNCTIONAL DESCRIPTION

#### 8.2.1 Highest Active Main Supply Reference

This function generates the REF5V analog output signal (see specification in Section 10.2.9 on page 125). When the Main power supply is turned on or off, the REF5V signal tracks either the  $V_{DD3}$  or  $V_{DD5}$  power supplies, whichever has a higher voltage.

The circuit that generates the REF5V output is composed of two parts:

- One part tracks the V<sub>DD3</sub> supply voltage and is implemented in the PC87372 device.
- One part tracks the V<sub>DD5</sub> supply voltage and is implemented by an external resistor connected to the V<sub>DD5</sub> power supply.

Figure 19 shows a simplified diagram of the circuit that generates the REF5V analog output signal




Figure 19. REF5 Generation (Simplified Diagram)

The voltage levels at both sides of switch "S" are measured by the comparator ("Comp"), which controls the state of the switch as follows:

- If  $V_A > V_B$ , then  $V_{DD3} > V_{DD5}$ ; the switch is **closed**, and the output voltage  $V_{REF5V} = V_{DD3}$ .
- If  $V_A < V_B$ , then  $V_{DD3} < V_{DD5}$ ; the switch is **open**, and the output voltage  $V_{REF5V} = V_{DD5}$ , through the external 1 K $\Omega$  resistor, is connected to the  $V_{DD5}$  power supply.

The internal circuit is powered from the  $V_{DD3}$  supply. For  $V_{DD3} < V_{SO}$ , switch "S" is **open**; therefore, the  $V_{REF5V}$  output tracks only the  $V_{DD5}$  supply. Figure 20 shows REF5 output in four cases of  $V_{DD3}$  and  $V_{DD5}$  ramp up and ramp down.




Figure 20. REF5 as a Function of  $V_{DD3}$  and  $V_{DD5}$ 

Table 38 defines the DC characteristics of the REF5 output, relative to the  $V_{DD3}$  supply. For the AC characteristics, see *Highest Active Main and Standby Supply Reference* on page 140.

Table 38. REF5V DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>SO</sub>	Switch Open, V <sub>DD3</sub> Voltage Range	0 < V <sub>DD5</sub> < 5.5V	0	1.5 <sup>1</sup>	V
V <sub>TRK</sub>	Output Voltage Tracking of V <sub>DD3</sub> Voltage <sup>1,</sup>	$1.5V < V_{DD3}$ , $V_{DD5} < V_{DD3} + 150 \text{ mV}$	- 150	+ 150	mV

<sup>1.</sup> Not tested. Guaranteed by characterization.

### 8.2.2 Highest Active Standby Supply Reference

This function generates the REF5V\_STBY analog output signal (see specification in Section 10.2.9 on page 125). When the Standby power supply is turned on or off, the REF5V\_STBY signal tracks either the  $V_{SB3}$  or  $V_{SB5}$  power supplies, whichever has a higher voltage.

The circuit that generates the REF5V\_STBY output is composed of two parts:

- One part tracks the V<sub>SB3</sub> supply voltage and is implemented in the PC87372 device.
- One part tracks the V<sub>SB5</sub> supply voltage and is implemented by an external resistor connected to the V<sub>SB5</sub> power supply.

Figure 21 shows a simplified diagram of the circuit that generates the REF5V\_STBY analog output signal




Figure 21. REF5\_STBY Generation (Simplified Diagram)

The voltage levels at both sides of switch "S" are measured by the comparator ("Comp"), which controls the state of the switch as follows:

- If  $V_A > V_B$ , then  $V_{SB3} > V_{SB5}$ ; the switch is **closed** and the output voltage  $V_{REF5V\_STBY} = V_{SB3}$
- If  $V_A < V_B$ , then  $V_{SB3} < V_{SB5}$ ; the switch is **open** and the output voltage  $V_{REF5V\_STBY} = V_{SB5}$ , through the external 1  $K\Omega$  resistor, is connected to the  $V_{SB5}$  power supply

The internal circuit is powered from the  $V_{SB3}$  supply. For  $V_{SB3} < V_{SO}$ , switch "S" is **open**; therefore, the  $V_{REF5V\_STBY}$  output tracks only the  $V_{SB5}$  supply. Figure 22 shows the behavior of the REF5V\_STBY output in four cases of  $V_{SB3}$  and  $V_{SB5}$  ramp up and ramp down.




Figure 22. REF5\_STBY as a Function of  $V_{SB3}$  and  $V_{SB5}$ 

Table 38 defines the DC characteristics of the REF5\_STBY output relative to the  $V_{SB3}$  supply. For the AC characteristics, see *Highest Active Main and Standby Supply Reference* on page 140.

Table 39. REF5V\_STBY DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>SO</sub>	Switch Open, V <sub>SB3</sub> Voltage Range	0 < V <sub>SB5</sub> < 5.5V	0	1.5 <sup>1</sup>	V
V <sub>TRK</sub>	Output Voltage Tracking of V <sub>SB3</sub> Voltage <sup>1,</sup>	$1.5V < V_{SB3},$ $V_{SB5} < V_{SB3} + 150 \text{ mV}$	- 150	+ 150	mV

1. Not tested. Guaranteed by characterization.

#### 8.2.3 Resume Reset

This function generates the  $\overline{RSMRST}$  signal by sensing the voltage level at the V<sub>SB5</sub> analog input (see specification in Section 10.2.5 on page 124). The  $\overline{RSMRST}$  signal serves both as a Power-Up reset and as a "Brown-Out" reset for the system resume power well (powered by the V<sub>SB3</sub> or V<sub>SB5</sub> supplies).

The Resume Reset circuit compares the voltage at the  $V_{SB5}$  input with a threshold value ( $V_{TRIP}$ ). When the  $V_{SB3}$  supply voltage is active, the circuit generates the RSMRST active low output signal, as follows:

- When V<sub>SB5</sub> rises above V<sub>TRIP</sub>, the RSMRST signal switches from low to high after a t<sub>RD</sub> delay.
- When V<sub>SB5</sub> falls below V<sub>TRIP</sub>, the RSMRST signal switches from high to low after a t<sub>FD5</sub> delay.
- When a glitch shorter than t<sub>GA</sub> (the time V<sub>SB5</sub> is below V<sub>TRIP</sub>) occurs at the V<sub>SB5</sub> input, the RSMRST signal is not guaranteed to react (remains high).

The Resume Reset circuit is powered by the  $V_{SB3}$  supply. When the  $V_{SB5}$  supply voltage is active, the circuit compares the  $V_{SB3}$  power supply voltage with the threshold value ( $V_{SB3ON}$  or  $V_{SB3OFF}$ ); see Section 10.1.5 on page 122. As a result, the RSMRST active low output signal is generated, as follows:


- When V<sub>SB3</sub> rises above V<sub>SB3ON</sub>, the RSMRST signal switches from low to high after a t<sub>RD</sub> delay.
- When V<sub>SB3</sub> falls below V<sub>SB3OFF</sub>, the RSMRST signal switches from high to low after a t<sub>FD3</sub> delay.
- When a glitch shorter than  $t_{GA}$  (the time  $V_{SB3}$  is below  $V_{SB3OFF}$ ) occurs at the  $V_{SB3}$  input, the  $\overline{RSMRST}$  signal is not guaranteed to react (remains high).

When the  $V_{SB3}$  power supply is off, the  $\overline{RSMRST}$  output is at low level (active) having an internal impedance of  $Z_{OFF}$ .

The delays in RSMRST switching, generated by the Resume Reset circuit, are independent of the toggling of any of the clock domains of the PC87372 device (32 KHz, 48 MHz or LPC).

Figure 23 shows the behavior of the RSMRST output at V<sub>SB3</sub> and V<sub>SB5</sub> switching.

#### a. V<sub>SB5</sub> Switching, V<sub>SB3</sub> Steady



#### b. V<sub>SB3</sub> Switching, V<sub>SB5</sub> Steady




Figure 23. RSMRST at V<sub>SB5</sub> and V<sub>SB3</sub> Switching

Table 40 defines the DC characteristics of the Resume Reset circuit. For the AC characteristics, see *Resume Reset* on page 140.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>TRIP</sub>	V <sub>SB5</sub> Threshold Level	V <sub>SB3</sub> = 3.3V ±10%	4.2	4.5	V
Z <sub>OFF</sub>	Output Impedance at V <sub>SB3</sub> Off <sup>1</sup>	$V_{SB3} = 0V,$ $V_{SB5} = 5V \pm 10\%$	7	10	ΚΩ

Table 40. Resume Reset Circuit DC Characteristics

#### 8.2.4 Main Power Good

This function generates the PWRGD\_3V signal, indicating that the Main power supply voltage is valid and the reset button on the front panel is not pressed. The PWRGD\_3V signal indicates to system components that their input power supplies are valid.

The  $\overline{\mathsf{FPRST}}$  input is debounced for at least  $\mathsf{t_{DB}}$  before entering the Main Power Good circuit, to ensure that the signal is stable. The debouncer adds a  $\mathsf{t_{DB}}$  delay to the PWRGD\_3V output change in output caused by the  $\overline{\mathsf{FPRST}}$  input. The debouncer timing is based on the 32 KHz clock domain, which therefore must be valid to enable the correct operation of the Power Good function.

The PWRGD\_3V is the AND function of the PWRGD\_PS and FPRST inputs. Figure 24 shows a simplified diagram of the circuit that generates the PWRGD\_3V signal.




Figure 24. PWRGD\_3V Generation (Simplified Diagram)

For the AC characteristics, see Main Power Good on page 141.

#### 8.2.5 Rambus SCK Clock Gate Control

This function generates the SCK\_BJT\_GATE signal, which controls an external circuit that gates the SCK clock to the Rambus socket.

The SCK clock to the Rambus socket is disabled by an active high SCK\_BJT\_GATE signal, generated when either the Main power supply voltage is not valid **or** the reset button on the front panel is pressed (PWRGD\_3V = low).

Figure 25 shows a simplified diagram of the circuit that generates the SCK BJT GATE signal.




Figure 25. SCK\_BJT\_GATE Generation (Simplified Diagram)

For the AC characteristics, see CNR Downstream Codec Dynamic Control on page 142.

<sup>1.</sup> Not tested. Guaranteed by characterization.

#### 8.2.6 Power Distribution Control

This function generates the BKFD\_CUT and the LATCHED\_BF\_CUT power distribution control signals.

An active low BKFD\_CUT signal is generated when the Main power supply voltage is valid (PWRGD\_PS = high) and the system is **not** in one of the S3 to S5 sleep states (SLP\_S3 = high).

The LATCHED\_BF\_CUT signal is generated from BKFD\_CUT and SLP\_S5 as follows:

- Rising edge of BKFD\_CUT while the system is **not** in S5 sleep state (SLP\_S5 = high) sets LATCHED\_BF\_CUT to high.
- Falling edge of BKFD\_CUT while the system is not in S5 sleep state (SLP\_S5 = high) resets LATCHED\_BF\_CUT to low.
- When the system is in S5 sleep state (SLP\_S5 = low), LATCHED\_BF\_CUT is reset to low.

Figure 26 shows a simplified diagram of the circuit that generates the BKFD\_CUT and the LATCHED\_BF\_CUT signals.




Figure 26. BKFD\_CUT and LATCHED\_BF\_CUT Generation (Simplified Diagram)

For the AC characteristics, see Power Distribution Control on page 141.

#### 8.2.7 Main Power Supply Control

This function generates the PS\_ON signal, which turns the Main power supply on and off.

The Main power supply is turned on by an active low  $\overline{PS\_ON}$  signal, generated when the processor is currently inserted in its socket ( $\overline{CPU\_PRESENT}$  = low) **and** the system is **not** in one of the S3 to S5 sleep states ( $\overline{SLP\_S3}$  = high).

Figure 27 shows a simplified diagram of the circuit that generates the PS\_ON signal.




Figure 27. PS\_ON Generation (Simplified Diagram)

For the AC characteristics, see Main Power Supply Control on page 142.

### 8.2.8 CNR Downstream Codec Dynamic Control

This function generates the CDC\_DWN\_RST signal, which enables the audio CNR board.

An active low codec reset signal (CDC\_DWN\_RST) is generated either when an active (low) AUD\_LINK\_RST is received **or** when CNR Downstream Codec is disabled (CDC\_DWN\_ENAB = high).

The level of the CDC\_DWN\_ENAB system configuration signal is controlled as follows:

- Externally, by connecting a pull-down resistor between the CDC\_DWN\_ENAB pin and GND (in this case, the output buffer of GPIO14 must be disabled; see Section 3.13.4 on page 57)
- Internally, by enabling the output buffer of GPIO14 and by writing the required level for CDC\_DWN\_ENAB to bit 4 of GPDO1 (or GPDIO1) register; see Section 5.4.3 on page 68 (in this case, it is not necessary to remove the pull-down resistor if it is connected between the CDC\_DWN\_ENAB pin and GND).

Figure 28 shows a simplified diagram of the circuit that generates the CDC\_DWN\_RST signal.




Figure 28. CDC\_DWN\_RST Generation (Simplified Diagram)

For the AC characteristics, see CNR Downstream Codec Dynamic Control on page 142.

#### 8.2.9 Hard-Disk LED Indicator Control

This function generates the HD\_LED signal, which controls the Hard Drive, red LED indicator.

The Hard Drive LED is turned on by an active low HD\_LED signal, generated when at least one of the PRIMARY\_HD or SECONDARY\_HD or SCSI pins is active (low).

Figure 29 shows a simplified diagram of the circuit that generates the HD LED signal.




Figure 29. HD\_LED Generation (Simplified Diagram)

#### 8.2.10 SMBus Voltage Translation

This function performs "passive" level translation between the  $V_{DD3}$ -powered 3V\_DDCSCL and 3V\_DDCSDA signals and the  $V_{DD5}$ -powered 5V\_DDCSCL and 5V\_DDCSDA signals, respectively, for interfacing the Data Display Channel.

The signals connected to the 3V\_DDCSCL, 3V\_DDCSDA, 5V\_DDCSCL and 5V\_DDCSDA pins are compatible with Intel's SMBus (*Specification Rev 1.1, Dec. 11, 1998*) two-wire synchronous serial interface specifications.

#### 8.0 Glue Functions (Continued)

The 3V\_DDCSCL and 5V\_DDCSCL pins are connected through a switch. This switch is controlled by a Level Translation Control circuit, according to the voltage levels at the 3V\_DDCSCL and 5V\_DDCSCL pins (for the DC characteristics, see Section 10.2.10 on page 125):

- For V<sub>IN</sub> < V<sub>ISC</sub> at either pin, the switch is closed; therefore, both pins (3V\_DDCSCL, and 5V\_DDCSCL) are held at low level.
- For V<sub>IN</sub> > V<sub>ISO</sub> at **both** pins, the switch is open; therefore, each pin is pulled up to high level by the external resistor connected to V<sub>DD3</sub> (for the 3V\_DDCSCL pin) and to V<sub>DD5</sub> (for the 5V\_DDCSCL pin).

In addition, when the  $V_{DD3}$  power is off, the switch is open, regardless of the voltage levels at the  $3V\_DDCSCL$  and  $5V\_DDCSCL$  pins.

The 3V\_DDCSDA and 5V\_DDCSDA pins are connected through a similar level translation circuit and behave like 3V\_DDCSCL and 5V\_DDCSCL.

Figure 30 shows a simplified diagram of the circuit that performs SMBus voltage translation.




Figure 30. SMBus Voltage Translation (Simplified Diagram)

For the AC characteristics, see SMBus Voltage Translation and Isolation Timing on page 142.

#### 8.2.11 SMBus Isolation

When the Main power is off, this function performs "passive" bus isolation between the SMB1\_SCL, SMB1\_SDA signals and the SMB2\_SCL, SMB2\_SDA signals respectively. The bus isolation enables the operation of the serial bus section connected to Standby power, if the other serial bus is connected to the Main power and the Main power is off.

The signals connected to the SMB1\_SCL, SMB1\_SDA, SMB2\_SCL and SMB2\_SDA pins are compatible Intel's SMBus (Specification Rev 1.1, Dec. 11, 1998) two-wire synchronous serial interface specifications.

The SMB1\_SCL and SMB2\_SCL pins are connected through a switch. This switch is controlled by the voltage levels at the SMB1\_SCL and SMB2\_SCL pins (for the DC characteristics, see Section 10.2.10 on page 125):

- For V<sub>IN</sub> < V<sub>ISC</sub> at either pin, the switch is closed; therefore, both pins (SMB1\_SCL, and SMB2\_SCL) are held at low level.
- For V<sub>IN</sub> > V<sub>ISO</sub> at **both** pins, the switch is open; therefore, each pin is pulled up to high level by the external resistor connected to V<sub>SUP1</sub> (for the SMB1\_SCL pin) and to V<sub>SUP2</sub> (for the SMB2\_SCL pin).

In addition, when the Main power supply voltage is not valid (PWRGD\_PS = low), the switch is forced open and the unpowered SMBx\_SCL signal is disconnected from the powered SMBx\_SCL signal (x is either 1 or 2). This isolation between the two signals prevents the loading of the powered SMBx\_SCL signal by the unpowered SMBx\_SCL signal.

The SMB1\_SDA and SMB2\_SDA pins are connected through a similar level isolation circuit and behave like SMB1\_SCL and SMB2\_SCL.

Figure 31 shows a simplified diagram of the circuit that performs SMBus isolation.




Figure 31. SMBus Isolation (Simplified Diagram)

For the AC characteristics, see SMBus Voltage Translation and Isolation Timing on page 142.

#### 9.0 Legacy Functional Blocks

This chapter briefly describes the following blocks, which provide legacy device functions:

- Floppy Disk Controller (FDC)
- Parallel Port (PP)
- Serial Port (SP)
- Keyboard and Mouse Controller (KBC)

For details on the general implementation of each legacy block, see the SuperI/O Legacy Functional Blocks datasheet.

The register maps in this chapter use the following abbreviations for Type:

- R/W = Read/Write.
- R = Read from register (write to the same address is to a different register).
- W = Write (see above).
- RO = Read Only.
- WO = Write Only. Reading from the bit returns 0.
- R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
- R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

#### 9.1 FLOPPY DISK CONTROLLER (FDC)

#### 9.1.1 General Description

The generic FDC is a standard FDC with a digital data separator; it is software compatible with the  $\mu$ DP8473 and N82077. The PC87372 FDC supports 14 of the 17 standard FDC signals described in the generic Floppy Disk Controller (FDC) chapter, including:

- FDC supportS FM and MFM modes. To select either mode, set bit 6 of the first command byte when writing to/reading from a diskette, where:
  - 0 = FM mode
  - 1 = MFM mode
- A logic 1 is returned during LPC I/O read cycles by all register bits, reflecting the state of floating (TRI-STATE) FDC pins.

Exceptions to standard FDC are:

- Automatic media sense using MSEN0 and MSEN1 signals is not supported.
- DRATE1 is not supported.
- DR1 is not supported.
- MTR1 is not supported.

Table 41 lists the FDC functional block registers. All registers are V<sub>DD3</sub> powered.

Offset <sup>1</sup>	Mnemonic	Register Name	Туре
00h	SRA	Status A	RO
01h	SRB	Status B	RO
02h	DOR	Digital Output	R/W
03h	TDR	Tape Drive	R/W
04h	MSR	Main Status	R
	DSR	Data Rate Select	W
05h	FIFO	Data (FIFO)	R/W

Table 41. FDC Register Map

Table 41. FDC Register Map

Offset <sup>1</sup>	Mnemonic	Register Name	Туре
06h		N/A	Х
07h	DIR	Digital Input	R
	CCR	Configuration Control	W

<sup>1.</sup> From the 8-byte aligned FDC base address.

#### 9.1.2 FDC Bitmap Summary

The FDC supports two system operation modes: PC-AT mode and PS/2 mode. Unless specifically indicated otherwise, all fields in all registers are valid in both operation modes.

Table 42. FDC Bitmap Summary

Re	egister		Bits								
Offset	Mnemonic	7	7 6 5 4 3 2				1	0			
00h	SRA <sup>1</sup>	IRQ Pending	Reserved	Step	TRK0	Head Select	INDEX	WP	Head Direction		
01h	SRB <sup>1</sup>	Reserved		Drive Select 0 Status	WDATA	RDATA	WGATE	MTR1	MTR0		
02h	DOR	Rese	erved	Motor Enable 1	Motor Enable 0	DMAEN	Reset Controller	Drive	Select		
	TDR			Rese	erved			Tape Drive	Select 1,0		
03h	TDR <sup>2</sup>		Reserved (m	ust be 1111	)		al Drive nange	Tape Drive	Select 1,0		
04h	MSR	RQM	Data I/O Direction	Non-DMA Execution	Command in Progress	Res	erved	Drive 1 Busy	Drive 0 Busy		
· · · · ·	DSR	Software Reset	Low Power	Reserved	Precomp	ensation De	lay Select		nsfer Rate lect		
05h	FIFO				Data	Bits					
	DIR <sup>3</sup>	DSKCHG				Reserved					
07h	DIR <sup>1</sup>	DSKCHG	Reserved DRATE 1					1,0 Status	High Density		
07h	CCR			Rese	erved			DRA	TE1,0		

- 1. Applicable only in PS/2 Mode.
- 2. Applicable only in Enhanced TDR Mode.
- 3. Applicable only in PC-AT Compatible Mode.

#### 9.2 PARALLEL PORT

#### 9.2.1 General Description

The Parallel Port supports all IEEE1284 standard communication modes:

- Compatibility (known also as Standard or SPP)
- Bi-directional (known also as PS/2)
- FIFO
- EPP (known also as Mode 4)
- ECP (with an optional Extended ECP mode)

#### 9.2.2 Parallel Port Register Map

The Parallel Port includes two groups of runtime registers, as follows:

- A group of 21 registers at first level offset, sharing 14 entries. Three of these registers (at offsets 403h, 404h and 405h) are used only in Extended ECP mode.
- A group of four registers, used only in Extended ECP mode, accessed by a second level offset.

EPP and second level offset registers are available only when the base address is 8-byte aligned.

The desired mode is selected by the ECR runtime register (offset 402h). The selected mode determines which runtime registers and which address bits are used for the base address. See Tables 43 and 44 for a listing of all registers, their offset addresses and the associated modes. All registers are  $V_{DD3}$  powered.

Table 43. Parallel Port Registers at First Level Offset

Offset	Mnemonic	Mode(s)	Register Name	Туре
00h	DATAR	0,1	Data	R/W
	AFIFO	3	ECP FIFO (Address)	W
	DTR	4	Data (for EPP)	R/W
01h	DSR	All, except 4	Status	RO
	STR	4	Status (for EPP)	RO
02h	DCR	All, except 4	Control	R/W
	CTR	4	Control (for EPP)	R/W
03h	ADDR	4	EPP Address	R/W
04h	DATA0	4	EPP Data Port 0	R/W
05h	DATA1	4	EPP Data Port 1	R/W
06h	DATA2	4	EPP Data Port 2	R/W
07h	DATA3	4	EPP Data Port 3	R/W
400h	CFIFO DFIFO TFIFO CNFGA	2 3 6 7	PP Data FIFO ECP Data FIFO Test FIFO Configuration A	W R/W R/W RO
401h	CNFGB	7	Configuration B	RO
402h	ECR	All	Extended Control	R/W
403h	EIR <sup>1</sup>	0,1,2,3	Extended Index	R/W
404h	EDR <sup>1</sup>	0,1,2,3	Extended Data	R/W
405h	EAR <sup>1</sup>	0,1,2,3	Extended Auxiliary Status	R/W

<sup>1.</sup> These registers are extended to the standard IEEE1284 registers. They are only accessible when enabled by bit 4 of the Parallel Port Configuration register (see Section 3.9.3 on page 48).

Table 44. Parallel Port Registers at Second Level Offset

Offset	Mnemonic	Register Name	Туре
00h	Control0	Extended Control 0	R/W
02h	Control2	Extended Control 1	R/W
04h	Control4	Extended Control 4	R/W
05h	PP Confg0	Configuration 0	R/W

# 9.2.3 Parallel Port Bitmap Summary

The Parallel Port functional block bitmaps are grouped according to first and second level offsets.

Table 45. Parallel Port Bitmap Summary for First Level Offset

					-	for First Lev					
Register Bits  Offset Mnemonic 7 6 5 4 3 2 1											
Offset	Mnemonic	7	6	5	4	3	2	1	0		
0006	DATAR		Data Bits								
000h	AFIFO				Addre	ess Bits					
001h	DSR	Printer ACK Status PE Status SLCT ERR Status Status Reserved				EPP Time-					
002h	DCR	Rese	erved	Direction Control	Interrupt Enable	PP Input Control	Printer Initialization Control	Automatic Line Feed Control	Data Strobe Control		
003h	ADDR			EPP Devic	e or Registe	r Selection A	ddress Bits				
004h	DATA0				EPP Device	or R/W Data	a				
005h	DATA1				EPP Device	or R/W Data	a				
006h	DATA2				EPP Device	or R/W Data	a				
007h	DATA3				EPP Device	or R/W Data	a				
400h	CFIFO				Data	a Bits					
400h	DFIFO				Data	a Bits					
400h	TFIFO				Data	a Bits					
400h	CNFGA		Res	erved		Bit 7 of PP Confg0		Reserved			
401h	CNFGB	Reserved	Interrupt Request Value	lı	nterrupt Sele	ct	Reserved	DMA Cha	nnel Select		
402h	ECR	ECP Mode Control ECP Interrupt Mask			ECP DMA Enable	ECP Interrupt Service	FIFO Full	FIFO Empty			
403h	EIR			Reserved			Sec	ond Level C	ffset		
404h	EDR				Data	a Bits					
405h	EAR	FIFO Tag				Reserved					

Table 46. Parallel Port Bitmap Summary for Second Level Offset

Re	gister	Bits								
Second Level Offset	Mnemonic	7 6		5	4	3 2		1	0	
00h	Control0	Rese	erved	DCR Register Live	Freeze Bit	Reserved			EPP Time-Out Interrupt Mask	
02h	Control2	SPP Compatibility	Channel Address Enable	Reserved	Revision 1.7 or 1.9 Select	Reserved				
04h	Control4	Reserved	PP DMA	Request Ina	ctive Time	Reserved	PP DMA	Request Act	tive Time	
05h	PP Confg0	Bit 3 of CNFGA	Demand DMA Enable	ECP IRQ Channel Number  PE Internal Pull-Up or Pull-Down			ECP DMA Nun			

#### 9.3 UART FUNCTIONALITY (SERIAL PORT)

#### 9.3.1 General Description

The Serial Port (SP) provides UART functionality. The generic SP supports serial data communication with a remote peripheral device or modem, using a wired interface. The functional block can function as a standard NS16450 or NS16550A or as an Extended UART.

#### 9.3.2 UART Register Bank Overview

Four register banks, each containing eight registers, control UART operation. All registers use the same 8-byte address space to indicate offsets 00h through 07h. The Bank Select Register (BSR) selects the active bank and is common to all banks (see Figure 32).




Figure 32. UART Register Bank Architecture

#### 9.3.3 SP Register Maps

All registers are V<sub>DD3</sub> powered.

Table 47. Bank 0 Register Map

Offset	Mnemonic	Register Name	Туре
00h	RXD	Receiver Data Port	RO
00h	TXD	Transmitter Data Port	W
01h	IER	Interrupt Enable	R/W
02h	EIR	Event Identification (Read Cycles)	RO
UZN	FCR	FIFO Control (Write Cycles)	W
025	LCR <sup>1</sup>	Line Control	DAM
03h	BSR <sup>1</sup>	Bank Select	R/W
04h	MCR	Modem/Mode Control	R/W
05h	LSR	Link Status	RO
06h	MSR	Modem Status	RO
07h	SPR/ASCR	Scratchpad/Auxiliary Status and Control	R/W

1. When bit 7 of this register is set to 1, bits 6–0 of BSR select the bank.

Table 48. Bank Selection Encoding

		ı	BSR	Bit	s			Bank	
7	6	5	4	3	2	1	0	Selected	Functionality
0	х	х	х	х	х	х	х	0	
1	0	Х	х	х	х	х	х	1	
1	1	Х	х	х	х	1	х	1	UART
1	1	х	х	х	х	х	1	1	(Serial Port)
1	1	1	0	0	0	0	0	2	
1	1	1	0	0	1	0	0	3	

Table 49. Bank 1 Register Map

Offset	Mnemonic	Register Name					
00h	LBGD(L)	Legacy Baud Generator Divisor Port (Low Byte)	R/W				
01h	LBGD(H)	Legacy Baud Generator Divisor Port (High Byte)	R/W				
02h		Reserved					
03h	LCR/BSR	Line Control/Bank Select	R/W				
04h-07h	Reserved						

Table 50. Bank 2 Register Map

Offset	Mnemonic	Register Name	Туре
00h	BGD(L)	Baud Generator Divisor Port (Low Byte)	R/W
01h	BGD(H)	Baud Generator Divisor Port (High Byte)	R/W
02h	EXCR1	Extended Control1	R/W
03h	LCR/BSR	Line Control/Bank Select	R/W
04h	EXCR2	Extended Control2	R/W
05h		Reserved	
06h	TXFLV	TX_FIFO Level	R/W
07h	RXFLV	RX_FIFO Level	R/W

Table 51. Bank 3 Register Map

Offset	Mnemonic	Register Name	Туре			
00h	MRID	Module Revision ID	RO			
01h	SH_LCR	Shadow of LCR (Read Only)	RO			
02h	SH_FCR	Shadow of FIFO Control (Read Only)	RO			
03h	LCR/BSR	Line Control/Bank Select	R/W			
04h-07h	Reserved					

# 9.3.4 SP Bitmap Summary

Table 52. Bank 0 Bitmap

Re	egister				В	its			
Offset	Mnemonic	7	6	5	4	3	2	1	0
00h	RXD				Receiver	Data Bits			
UUN	TXD				Transmitte	er Data Bits			
01h	IER <sup>1</sup>		Res	erved		MS_IE	LS_IE	TXLDL_IE	RXHDL_IE
0111	IER <sup>2</sup>	Rese	erved	TXEMP_IE	Reserved	MS_IE	LS_IE	TXLDL_IE	RXHDL_IE
	EIR <sup>1</sup>	FEN1	FEN0	Rese	erved	RXFT	IPR1	IPR0	IPF
02h	EIR <sup>2</sup>	Reserved		TXEMP_EV	Reserved	MS_EV	LS_EV or TXHLT_EV	TXLDL_EV	RXHDL_EV
	FCR	RXFTH1	RXFTH0	TXFTH1	TXFTH0	Reserved	TXSR	RXSR	FIFO_EN
03h	LCR <sup>3</sup>	BKSE	SBRK	STKP	EPS	PEN	STB	WLS1	WLS0
USII	BSR <sup>3</sup>	BKSE				Bank Select			
04h	MCR <sup>1</sup>		Reserved		LOOP	ISEN or DCDLP	RILP	RTS	DTR
	MCR <sup>2</sup>		Res	erved		TX_DFR	Reserved	RTS	DTR
05h	LSR	ER_INF	TXEMP	TXRDY	BRK	FE	PE	OE	RXDA
06h	MSR	DCD	RI	DSR	CTS	DDCD	TERI	DDSR	DCTS
07h	SPR <sup>1</sup>				Scratc	h Data			
0/11	ASCR <sup>2</sup>				Reserved				RXF_TOUT

<sup>1.</sup> Non-Extended Mode.

<sup>2.</sup> Extended Mode.

<sup>3.</sup> When bit 7 of this register is set to 1, bits 6-0 of BSR select the bank, as shown in Table 48 on page 116.

#### Table 53. Bank 1 Bitmap

Re	egister	Bits								
Offset	Mnemonic	7	7 6 5 4 3 2 1 0							
00h	LBGD(L)		Legacy Baud Generator Divisor (Least Significant Bits)							
01h	LBGD(H)		Legacy Baud Generator Divisor (Most Significant Bits)							
02h					Reserved					
03h	LCR/BSR			S	ame as Banl	k 0				
04h- 07h		Reserved								

#### Table 54. Bank 2 Bitmap

Re	egister		Bits							
Offset	Mnemonic	7	6	5	4	3	2	1	0	
00h	BGD(L)		Baud Generator Divisor Low (Least Significant Bits)							
01h	BGD(H)		Baud Generator Divisor High (Most Significant Bits)							
02h	EXCR1	BTEST	Reserved	ETDLBK	LOOP	Reserved EXT_S				
03h	LCR/BSR				Same a	s Bank 0				
04h	EXCR2	LOCK	Reserved	PRESL1	PRESL0		Rese	erved		
05h	Reserved									
06h	TXFLV		Reserved			TFL3	TFL2	TFL1	TFL0	
07h	RXFLV		Reserved	·	RFL4	RFL3	RFL2	RFL1	RFL0	

#### Table 55. Bank 3 Bitmap

Register		Bits								
Offset	Mnemonic	7	6	5	4	3	2	1	0	
00h	MRID	Module ID (MID 7-4)			Revision ID (RID 3-0)					
01h	SH_LCR	BKSE	SBRK	STKP	EPS	PEN	STB	WLS1	WLS0	
02h	SH_FCR	RXFTH1	RXFTH0	TXFHT1	TXFTH0	Reserved	TXSR	RXSR	FIFO_EN	
03h	LCR/BSR			Sa	ame as Bank	¢ 0		-		
04h- 07h		Reserved								

#### 9.4 KEYBOARD AND MOUSE CONTROLLER (KBC)

#### 9.4.1 General Description

The KBC is implemented physically as a single hardware module and houses two separate logical devices: a mouse controller (Logical Device 5) and a keyboard controller (Logical Device 6). The KBC is functionally equivalent to the industry standard 8042AH keyboard controller. The 8042AH datasheet can be used as a detailed technical reference for the KBC.

The hardware KBC module is integrated to provide the following pin functions: KBRST (P20), GA20 (P21), KBDAT, KBCLK, MDAT and MCLK. KBRST and GA20 are implemented as bi-directional open-drain pins with internal active pull-up. The keyboard and mouse interfaces are implemented as bi-directional open-drain pins. Their internal connections are shown in Figure 33.

Ports P10-P17 and P22-P27 of the KBC core are not available on dedicated pins; neither are T0 and T1. P10, P11, P22, P23, P26, P27, T0 and T1 are used to implement the keyboard and mouse interface.

The KBC executes a program fetched from an on-chip 2 Kbyte ROM. The code programed in this ROM is user-customizable. The KBC has two interrupt request signals: one for the keyboard and one for the mouse. The interrupt requests are implemented using ports P24 and P25 of the KBC core. The interrupt requests are controlled exclusively by the KBC firmware, except for the IRQ type and number, which are set by configuration registers (see Section 3.2.3 on page 32).

The interrupt requests are implemented as bi-directional signals. When an I/O port is read, all unused bits return the value latched in the output registers of the ports.

For KBC firmware that implements interrupt-on-OBF schemes, the following is the recommended implementation:

- 1. Put the data in DBBOUT.
- 2. Set the appropriate port bit to issue an interrupt request.




Figure 33. Keyboard and Mouse Interfaces

# 9.4.2 KBC Register Map

All registers are  $V_{\mbox{\scriptsize DD3}}$  powered.

Table 56. KBC Register Map

Offset	Mnemonic Register Name		Туре
00h	DBBOUT	Read KBC Data	R
UUN	DBBIN	Write KBC Data	W
04h	STATUS	Read Status	R
0411	DBBIN	Write KBC Command	W

# 9.4.3 KBC Bitmap Summary

Table 57. KBC Bitmap Summary

Register		Bits								
Offset	Mnemonic	7	6	5	4	3	2	1	0	
001-	DBBOUT		KBC Data Bits (For Read cycles)							
00h	DBBIN	KBC Data Bits (For Write cycles)								
0.41-	STATUS	General-Purpose Flags				F1	F0	IBF	OBF	
04h	DBBIN			KBC C	Command Bit	s (For Write	cycles)			

#### 10.0 Device Characteristics

#### 10.1 GENERAL DC ELECTRICAL CHARACTERISTICS

#### 10.1.1 Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>DD3</sub>	Main 3V Supply Voltage	3.0	3.3	3.6	V
V <sub>SB3</sub>	Standby 3V Supply Voltage	3.0	3.3	3.6	V
T <sub>A</sub>	Operating Temperature	0		+70	°C

#### 10.1.2 Absolute Maximum Ratings

Absolute maximum ratings are values beyond which damage to the device may occur. Unless otherwise specified, all voltages are relative to ground (V<sub>SS</sub>).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>SUP</sub>	Supply Voltage <sup>1</sup>		-0.5	+4.1	V
		All other pins	-0.5	5.5	V
V <sub>I</sub>	Input Voltage	PCI_CLK, LAD3-0, LFRAME, PCI_RESET, SERIRQ, LPCPD	-0.5	V <sub>DD3</sub> + 0.5	٧
		All other pins	-0.5	5.5	V
Vo	Output Voltage	LAD3-0, LDRQ, SERIRQ	-0.5	V <sub>DD3</sub> + 0.5	V
T <sub>STG</sub>	Storage Temperature		-65	+165	°C
P <sub>D</sub>	Power Dissipation			1	W
TL	Lead Temperature Soldering (10 s)			+260	°C
	ESD Tolerance	$C_{ZAP} = 100 \text{ pF}$ $R_{ZAP} = 1.5 \text{ K}\Omega^2$	2000		V

#### 10.1.3 Capacitance

Symbol	Parameter	Conditions	Min <sup>2</sup>	Typ <sup>1</sup>	Max <sup>2</sup>	Unit
C <sub>IN</sub>	Input Pin Capacitance			4	5	pF
C <sub>INC</sub>	LPC Clock Input Capacitance	PCI_CLK	5	8	12	pF
C <sub>PCI</sub>	LPC Pin Capacitance	LAD3-0, LFRAME, PCI_RESET, SERIRQ, LPCPD, LDRQ		8	10	pF
C <sub>IO</sub>	I/O Pin Capacitance			8	10	pF
Co	Output Pin Capacitance			6	8	pF

<sup>1.</sup>  $T_A = 25^{\circ}C$ ; f = 1 MHz.

<sup>1.</sup>  $V_{SUP}$  is  $V_{DD3}$ ,  $V_{SB3}$ . 2. Value based on test complying with RAI-5-048-RA human body model ESD testing.

<sup>2.</sup> Not tested. Guaranteed by characterization.

# 10.1.4 Power Consumption under Recommended Operating Conditions

Symbol	Parameter	Conditions <sup>1</sup>	Тур	Max <sup>2</sup>	Unit
I <sub>DD3</sub>	V <sub>DD3</sub> Average Supply Current	$V_{IL} = 0.5V$ , $V_{IH} = 2.4V$ , No Load	12	25	mA
I <sub>DD3LP</sub>	V <sub>DD3</sub> Quiescent Supply Current in Low Power Mode <sup>3</sup>	$V_{IL} = V_{SS}, V_{IH} = V_{DD3},$ No Load	0.5	0.8	mA
I <sub>SB3</sub>	V <sub>SB3</sub> Average Supply Current	$V_{IL} = 0.5V$ , $V_{IH} = 2.4V$ , No Load	11	20	mA
I <sub>SB3LP</sub>	V <sub>SB3</sub> Quiescent Supply Current in Low Power Mode <sup>3</sup>	$V_{IL} = V_{SS}, V_{IH} = V_{SB3},$ No Load	5	12	mA

- 1. All parameters specified for  $0^{\circ}C \leq T_{A} \leq 70^{\circ}C; \ V_{DD3}$  and  $V_{SB3}$  = 3.3V  $\pm 10\%$  unless otherwise specified for  $0^{\circ}C \leq T_{A} \leq 70^{\circ}C; \ V_{DD3}$  and  $V_{SB3}$  = 3.3V  $\pm 10\%$  unless otherwise specified for  $0^{\circ}C \leq T_{A} \leq 70^{\circ}C; \ V_{DD3} = 100\%$
- 2. Not tested. Guaranteed by characterization.3. All the modules disabled; no LPC bus activity.

#### 10.1.5 Voltage Thresholds

Symbol	Parameter <sup>1</sup>	Min <sup>2</sup>	Тур	Max <sup>2</sup>	Unit
V <sub>DD3ON</sub>	V <sub>DD3</sub> Detected as Power-on	2.3	2.6	2.9	V
V <sub>DD3OFF</sub>	V <sub>DD3</sub> Detected as Power-off	2.2	2.5	2.8	V
V <sub>DD3HY</sub>	V <sub>DD3</sub> Hysteresis (V <sub>DD3ON</sub> – V <sub>DD3OFF</sub> )	0.1			V
V <sub>SB3ON</sub>	V <sub>SB3</sub> Detected as Power-on	2.3	2.6	2.9	V
V <sub>SB3OFF</sub>	V <sub>SB3</sub> Detected as Power-off	2.2	2.5	2.8	V
V <sub>SB3HY</sub>	V <sub>SB3</sub> Hysteresis (V <sub>SB3ON</sub> – V <sub>SB3OFF</sub> )	0.1			V

- 1. All parameters specified for  $0^{\circ}C \le T_A \le 70^{\circ}C$ . 2. Not tested. Guaranteed by characterization.

#### 10.2 DC CHARACTERISTICS OF PINS, BY I/O BUFFER TYPES

The following tables summarize the DC characteristics of all device pins described in Section 1.2 on page 12. The characteristics describe the general I/O buffer types defined in Table 1 on page 12. For exceptions, refer to Section 10.2.11 on page 125. The DC characteristics of the LPC interface meet the *PCI Local Bus Specification (Rev 2.2 December 18, 1998)* for 3.3V DC signaling.

#### 10.2.1 Input, TTL Compatible

Symbol: INT

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	Input High Voltage		2.0	5.5 <sup>1</sup>	V
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>1</sup>	0.8	V
I <sub>IL</sub> <sup>2</sup>	Input Leakage Current	$0 < V_{IN} < V_{SUP}^3$		±1 <sup>4</sup>	μА

- 1. Not tested. Guaranteed by design.
- 2. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.
- 3.  $\rm V_{SUP}$  is  $\rm V_{DD3}$  or  $\rm V_{SB3}$  according to the input power well.
- 4. Maximum 20  $\mu$ A for all pins together (for exceptions, refer to Section 10.2.11 on page 125). Not tested. Guaranteed by characterization.

#### 10.2.2 Input, TTL Compatible, with Schmitt Trigger

Symbol:  $IN_{TS}$ 

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	Input High Voltage		2.0	5.5 <sup>1</sup>	V
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>1</sup>	0.8	V
V <sub>HY</sub>	Input Hysteresis		250 <sup>2</sup>		mV
I <sub>IL</sub> <sup>3</sup>	Input Leakage Current	0 < V <sub>IN</sub> < V <sub>SUP</sub> <sup>4</sup>		±1 <sup>5</sup>	μΑ

- 1. Not tested. Guaranteed by design.
- 2. Not tested. Guaranteed by characterization.
- 3. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.
- 4.  $V_{SUP}$  is  $V_{DD3}$  or  $V_{SB3}$  according to the input power well.
- 5. Maximum 20 μA for all pins together (for exceptions, refer to Section 10.2.11 on page 125.). Not tested. Guaranteed by characterization.

#### 10.2.3 Input, TTL Compatible, with 400 mV Schmitt Trigger

Symbol: IN<sub>TS4</sub>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	Input High Voltage		2.0	5.5 <sup>1</sup>	V
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>1</sup>	0.8	V
V <sub>HY</sub>	Input Hysteresis		400 <sup>2</sup>		mV
I <sub>IL</sub> <sup>3</sup>	Input Leakage Current	0 < V <sub>IN</sub> < V <sub>SUP</sub> <sup>4</sup>		±1 <sup>5</sup>	μΑ

- 1. Not tested. Guaranteed by design.
- 2. Not tested. Guaranteed by characterization.
- 3. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.
- 4. V<sub>SUP</sub> is V<sub>DD3</sub> or V<sub>SB3</sub> according to the input power well.
- 5. Maximum 20  $\mu$ A for all pins together (for exceptions, refer to Section 10.2.11 on page 125.). Not tested. Guaranteed by characterization.

#### 10.2.4 Input, PCI 3.3V Compatible

Symbol: IN<sub>PCI</sub>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	Input High Voltage		0.5 V <sub>DD</sub>	$V_{DD} + 0.5^{1}$	V
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>1</sup>	0.3 V <sub>DD</sub>	V
I <sub>IL</sub> <sup>2</sup>	Input Leakage Current	$0 < V_{IN} < V_{DD3}$		±1 <sup>3</sup>	μΑ

- 1. Not tested. Guaranteed by design.
- 2. Input leakage current includes the output leakage of the bi-directional buffers with TRI-STATE outputs.
- 3. Maximum 20 µA for all pins together (for exceptions, refer to Section 10.2.11 on page 125.). Not tested. Guaranteed by characterization.

#### 10.2.5 Analog Input

Symbol: Al

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>IR</sub>	Input Voltage Range		0	5.5 <sup>1</sup>	V	
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = V_{IR}$		300 <sup>2</sup>	μΑ	

- 1. Not tested. Guaranteed by characterization.
- 2. This buffer type is excluded from the pins for which the total pins leakage of the device is maximum 20  $\mu$ A. Not tested. Guaranteed by characterization.

#### 10.2.6 Output, TTL/CMOS Compatible, Push-Pull Buffer

Symbol: Op/n

Output, TTL/CMOS Compatible, rail-to-rail push-pull buffer that is capable of sourcing p mA and sinking n mA

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -p \text{ mA}$ 2.4			V
		I <sub>OH</sub> = -50 μA	$V_{SUP} - 0.2^{1}$		<b>V</b>
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = n \text{ mA}$		0.4	V
		I <sub>OL</sub> = 50 μA		0.2	V

<sup>1.</sup>  $V_{SUP}$  is  $V_{DD3}$  or  $V_{SB3}$  according to the output power well.

#### 10.2.7 Output, TTL/CMOS Compatible, Open-Drain Buffer

Symbol:  $OD_n$ 

Output, TTL/CMOS-compatible open-drain output buffer capable of sinking n mA. Output from these signals is open-drain and is never forced high.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = n \text{ mA}$		0.4	V
		I <sub>OL</sub> = 50 μA		0.2	V

#### 10.2.8 Output, PCI 3.3V Compatible

Symbol:  $O_{PCI}$ 

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OH</sub>	Output High Voltage	I <sub>out</sub> = -500 μA	0.9 V <sub>DD3</sub>		V
V <sub>OL</sub>	Output Low Voltage	I <sub>out</sub> = 1500 μA		0.1 V <sub>DD3</sub>	V

#### 10.2.9 Analog Output

Symbol: AO

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OR</sub>	Output Voltage Range		0	5.5 <sup>1</sup>	V
V <sub>OD</sub>	Output Drive Voltage	$I_{out} = -3.6 \text{ mA}$	$V_{SUP}^2 - 150 \text{ mV}$		
I <sub>OL</sub>	Output Leakage Current	V <sub>OUT</sub> = V <sub>OR</sub> , V <sub>SUP</sub> < V <sub>OUT</sub>		20 <sup>3</sup>	μА

- 1. Not tested. Guaranteed by characterization.
- 2. V<sub>SUP</sub> is V<sub>DD3</sub> or V<sub>SB3</sub> according to the pin power well.
- 3. This buffer type is excluded from the pins for which the total pins leakage of the device is maximum 10  $\mu$ A. Not tested. Guaranteed by characterization.

#### 10.2.10 Input/Output Switch, SMBus Compatible

Symbol:  $SW_{SM}$ 

Symbol	Parameter	Conditions M		Max	Unit
V <sub>DRP</sub>	Pin-to-Pin Voltage Drop	I <sub>SW</sub> = ±3 mA, Switch Closed		150 <sup>1</sup>	mV
V <sub>ISC</sub>	Input Voltage for Switch Closed	$I_{SW} = \pm 3 \text{ mA}$ 1.5 <sup>1</sup>			٧
V <sub>ISO</sub>	Input Voltage for Switch Open	I <sub>SW</sub> = ±20 μA		V <sub>SUP</sub> <sup>2,3</sup>	V
I <sub>IL</sub>	Input Leakage Current	V <sub>ISO</sub> < V <sub>IN</sub> < 5.5V		±20 <sup>1</sup>	μΑ

- 1. Not tested. Guaranteed by characterization.
- 2.  $V_{SUP}$  is  $V_{DD3}$  or  $V_{SB3}$  according to the pin power well.
- 3. Not tested. Guaranteed by design.

#### 10.2.11 Exceptions

- 1. All pins are 5V tolerant except for the pins with PCI (IN<sub>PCI</sub>, O<sub>PCI</sub>) buffer types.
- 2. All pins are back-drive protected except for the output pins with PCI (O<sub>PCI</sub>) buffer types.
- 3. The following pins are excluded from the requirement of total pins leakage maximum 10  $\mu$ A: V<sub>SB5</sub>, REF5V, REF5V\_STBY, 3V\_DDCSCL, 5V\_DDCSCL, 3V\_DDCSDA, 5V\_DDCSDA, SMB1\_SCL, SMB1\_SDA, SMB2\_SCL, SMB2\_SDA.
- 4. The following pins have an internal static pull-up resistor (when enabled) and therefore may have leakage current from V<sub>SUP</sub> (when V<sub>IN</sub> = 0): <u>IPCPD</u>, <u>ACK</u>, <u>AFD\_DSTRB</u>, <u>ERR</u>, <u>INIT</u>, <u>PE, SLIN\_ASTRB</u>, <u>STB\_WRITE</u>, <u>KBRST</u>, <u>GA20</u>, <u>SIOPME</u>, GPIOE00-07, GPIOE10-13, PWRGD\_PS, <u>CPU\_PRESENT</u>, <u>FPRST</u>, <u>PRIMARY\_HD</u>, <u>SECONDARY\_HD</u>, <u>SCSI</u>.
- The following pins have an internal static pull-down resistor (when enabled) and therefore may have leakage current to V<sub>SS</sub> (when V<sub>IN</sub> = V<sub>SUP</sub>): BUSY\_WAIT, PE and SLCT.
- The following strap pins have an internal static pull-up resistor enabled during Power-Up reset and therefore may have leakage current to V<sub>SUP</sub> (when V<sub>IN</sub> = 0): BADDR, TRIS, TEST.
- 7. When  $V_{DD3}$  = 0V, the following pins present a  $\overline{DC}$  load to  $V_{SS}$  of 30 K $\Omega$  minimum (not tested, guaranteed by design) for a pin voltage of 0V to 3.6V:  $\overline{CTS}$ ,  $\overline{DCD}$ ,  $\overline{DSR}$ ,  $\overline{DTR}_{-}BOUT$ ,  $\overline{RI}$ ,  $\overline{RTS}$ , SIN, SOUT.

- 8. Output from SLCT, BUSY\_WAIT (and PE if bit 2 of PP Confg0 register is 0) is open-drain in all SPP modes except in SPP-Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is 1. Otherwise, output from these signals is level 2. External 4.7 KΩ pull-up resistors should be used.
- Output from ACK, ERR (and PE if bit 2 of PP Confg0 register is set to 1) is open-drain in all SPP modes except in SPP-Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is set to 1. Otherwise, output from these signals is level 2. External 4.7 KΩ pull-up resistors should be used.
- 10. Output from STB, AFD, INIT and SLIN is open-drain in all SPP modes, except in SPP-Compatible mode when the setup mode is ECP-based (FIFO). Otherwise, output from these signals is level 2. External 4.7 KΩ pull-up resistors should be used.
- 11. I<sub>OH</sub> is valid for a GPIO pin only when it is not configured as open-drain.
- 12. In XOR Tree mode, the buffer type of the input pins participating in the XOR Tree (see Section 2.4.2 on page 29) is IN<sub>T</sub> (Input, TTL compatible), regardless of the buffer type of these pins in normal device operation mode (see Section 1.4 on page 14)

#### 10.2.12 Terminology

**Back-Drive Protection.** A pin that is back-drive protected does not sink current into the supply when an input voltage higher than the supply, but below the pin's maximum input voltage, is applied to the pin. This is true even when the supply is inactive. Note that active pull-up resistors and active output buffers are typically not back-drive protected.

**5-Volt Tolerance.** An input signal that is 5V tolerant can operate with input voltage of up to 5V even though the supply to the device is only 3.3V. The actual maximum input voltage allowed to be supplied to the pin is indicated by the maximum high voltage allowed for the input buffer. Note that some pins have multiple buffers, not all of which are 5V tolerant. In such cases, there is a note that indicates at what conditions a 5V input may be applied to the pin; if there is no note, the low maximum voltage among the buffers is the maximum voltage allowed for the pin.

#### **10.3 INTERNAL RESISTORS**

#### **DC Test Conditions**

#### **Pull-Up Resistor Test Circuit**

# $V_{\mathsf{SUP}}$ Device Under $\leq R_{PU}$ **Test** Pin

#### **Pull-Down Resistor Test Circuit**




Figure 34. Internal Resistor Test Conditions, T<sub>A</sub> = 0°C to 70°C, V<sub>SUP</sub> = 3.3V




Figure 35. Internal Pull-Down Resistor for Straps, T<sub>A</sub> = 0°C to 70°C, V<sub>SUP</sub> = 3.3V

Notes for Figures 34 and 35:

- 1.  $V_{SUP}$  is  $V_{DD3}$  or  $V_{SB3}$  according to the pin power well.
- 1. The equivalent resistance of the pull-up resistor is calculated by  $R_{PU} = (V_{SUP} V_{PIN}) / I_{PU}$ .
- 2. The equivalent resistance of the pull-down resistor is calculated by  $R_{PD} = V_{PIN} / I_{PD}$ .

#### 10.3.1 Pull-Up Resistor

Symbol: PUnn

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Typical	Max <sup>2</sup>	Unit
R <sub>PU</sub>	Pull-up equivalent resistance	V <sub>PIN</sub> = 0V	nn – 30%	nn	nn + 30%	ΚΩ
		$V_{PIN} = 0.8 V_{SUP}^3$			nn – 38%	ΚΩ
		$V_{PIN} = 0.17 V_{SUP}^3$	nn – 35%			ΚΩ

- 1. TA = 0°C to 70°C,  $V_{SUP}$  = 3.3V. 2. Not tested. Guaranteed by characterization.
- 3. For strap pins only.

#### 10.3.2 Pull-Down Resistor

Symbol: PD<sub>nn</sub>

Symbol	Parameter	Conditions <sup>1</sup>	Min <sup>2</sup>	Typical	Max <sup>2</sup>	Unit
R <sub>PD</sub>	Pull-down equivalent resistance	$V_{PIN} = V_{SUP}$	nn – 30%	nn	nn + 30%	ΚΩ

- 1. TA =  $0^{\circ}$ C to  $70^{\circ}$ C,  $V_{SUP}$  = 3.3V. 2. Not tested. Guaranteed by characterization.

#### 10.4 AC ELECTRICAL CHARACTERISTICS

#### 10.4.1 AC Test Conditions

#### **Load Circuit**

# $V_{SUP}$ Device Input Under Output Test

#### **AC Testing Input, Output Waveform**

(unless otherwise specified)



Figure 36. AC Test Conditions,  $T_A = 0$ °C to 70°C,  $V_{SUP} = 3.3V \pm 10\%$ 

#### Notes:

- 1.  $V_{SUP}$  is either  $V_{DD3}$  or  $V_{SB3}$ , according to the pin power well.
- 2.  $C_1 = 50 \text{ pF}$  for all output pins except the following pin groups:
  - C<sub>1</sub> = 100 pF for Serial Port pins (see Section 1.4.2 on page 15), Parallel Port pins (see Section 1.4.3) and

  - Floppy Disk Controller pins (see Section 1.4.4)

    C<sub>L</sub> = 40 pF for IDE\_RSTDRV pin

    C<sub>L</sub> = 400 pF for SMBus pins (see SMBus Voltage Translation and Isolation Timing on page 142) These values include both jig and oscilloscope capacitance.
- 3.  $S_1 = Open for push-pull output pins.$   $S_1 = V_{SUP} for high-impedance to active low and active low to high impedance transition measurements <math>S_1 = GND for high-impedance to active high and active high to high impedance transition measurements <math>R_L = 1.0 \ K\Omega for all the pins$
- 4. For the FDC open-drain interface pins,  $S_1 = V_{DD3}$  and  $R_L = 150\Omega$ .

#### 10.4.2 Reset Timing

#### **V<sub>SB</sub> Power-Up Reset**

Symbol	Figure	Description	Reference Conditions		Min <sup>1</sup>	Max <sup>1</sup>
t <sub>IRST</sub>	37	Internal Power-Up Reset Time	V <sub>SB3</sub> power-up to	Ended by 32 KHz Clock Domain		t <sub>32KW</sub> + t <sub>32KVAL</sub> <sup>2</sup> + 17 * t <sub>CP</sub>
	38	·	end of internal reset	Ended by PCI_RESET		t <sub>LRST</sub>
t <sub>LRST</sub>	38	PCI_RESET active time	V <sub>SB3</sub> power-up to end	of PCI_RESET	10 ms	

- 1. Not tested. Guaranteed by design.
- 2.  $t_{32KW}$  +  $t_{32KVAL}$  from  $V_{SB3}$  power-up to 32 KHz domain toggling; see *Low-Frequency Clock Timing on page 132*.




Figure 37. Internal  $V_{SB}$  Power-Up Reset - Ended by 32 KHz Clock




Figure 38. Internal  $V_{SB}$  Power-Up Reset - Ended by  $\overline{PCI\_RESET}$ 

#### **V<sub>DD</sub> Power-Up Reset**

Symbol	Figure	Description	Reference Conditions	Min <sup>1</sup>	Max <sup>1</sup>
t <sub>IRST</sub>	39	Internal Power-Up reset time	V <sub>DD3</sub> power-up to end of internal reset		t <sub>LRST</sub>
t <sub>LRST</sub>	39	PCI_RESET active time	V <sub>DD3</sub> power-up to end of PCI_RESET	10 ms	
t <sub>IPLV</sub>	39	Internal strap pull-up resistor, valid time <sup>2</sup>	Before end of internal reset	t <sub>IRST</sub>	
t <sub>EPLV</sub>	39	External strap pull-down resistor, valid time	Before end of internal reset	t <sub>IRST</sub>	

- 1. Not tested. Guaranteed by design.
- 2. Active only during  $V_{\mbox{\scriptsize DD3}}$  Power-Up reset.




Figure 39. Internal  $V_{DD}$  Power-Up Reset

#### **Hardware Reset**

Symbol	Figure	Description	Reference Conditions	Min	Max
t <sub>WRST</sub>	40	PCI_RESET pulse width		100 ns	




Figure 40. Hardware Reset

#### 10.4.3 Clock Timing

#### **High-Frequency Clock Timing**

			Reference		CLOCKI14		
Symbol	Figure	Clock Input Parameters	Conditions	Min	Тур	Max	Units
t <sub>CH</sub>	41	Clock High Pulse Width <sup>1</sup>		29.5			ns
t <sub>CL</sub>	41	Clock Low Pulse Width <sup>1</sup>		29.5			ns
t <sub>CP</sub>	41	Clock Period <sup>1</sup> (50%-50%)		69.14	69.84	70.54	ns
F <sub>CK</sub>	_	Clock Frequency		F <sub>CKTYP</sub> – 1%	14.31818	F <sub>CKTYP</sub> + 1%	MHz
t <sub>CR</sub>	41	Clock Rise Time <sup>1</sup> (20%-80%)				5 <sup>2</sup>	ns
t <sub>CF</sub>	41	Clock Fall Time <sup>1</sup> (80%-20%)				5 <sup>2</sup>	ns
t <sub>14MW</sub>	42	Clock Wake-Up Time	V <sub>DD3</sub> stable to clock start toggling	System dependent		dent	
t <sub>14MVAL</sub>	42	Clock Valid Time <sup>1</sup>	Clock start toggling to clock valid	System dependent			

- 1. Not tested. Guaranteed by design.
- 2. Recommended value

			Reference		INT48N	И	
Sym.	Fig.	Internal Clock Parameter	Conditions	Min	Тур	Max	Units
t <sub>CP</sub>	41	Clock Period <sup>1</sup> (50%-50%)			20.83		ns
F <sub>CK</sub>	-	Clock Frequency			48		MHz
t <sub>48MD</sub>	42	Clock Wake-Up Time <sup>1</sup>	After Clock Generator enabled			500	μs

1. Not tested. Guaranteed by characterization.




Figure 41. High-Frequency Clock Waveform Timing




Figure 42. CLOCKI14 and Internal 48 MHz Domain Timing

#### **Low-Frequency Clock Timing**

				CLOCKI32			
Symbol	Figure	Clock Input Parameters	Reference Conditions	Min	Тур	Max	Units
t <sub>CP</sub>	43	Clock Period <sup>1</sup> (50%-50%)		30.4871	30.517578	30.5481	μs
F <sub>CK</sub>	_	Clock Frequency		F <sub>32TYP</sub> – 0.1%	32.768 (F <sub>32TYP</sub> )	F <sub>32TYP</sub> + 0.1%	KHz
t <sub>32KW</sub>	43	Clock wake-up time	V <sub>SB3</sub> stable to clock start toggling	Sys	System dependent <sup>2</sup>		
t <sub>32KVAL</sub>	43	Clock valid time <sup>1</sup>	Clock start toggling to clock valid			256 * t <sub>CP</sub>	

- 1. Not tested. Guaranteed by design.
- 2. If  $t_{32KW}$  of the CLOCKI32 input is lower than 0.5 ms, use the 0.5 ms value in calculations involving the total wake-up time of the low-frequency clock ( $t_{32KW} + t_{32KVAL}$ ).




Figure 43. CLOCKI32 Timing


#### 10.4.4 LPC Interface Timing

The AC characteristics of the LPC interface meet the PCI Local Bus Specification (Rev 2.2 December 18, 1998) for 3.3V DC signaling.

#### PCI\_CLK and PCI\_RESET

Symbol	Parameter	Min	Max	Units
t <sub>CYC</sub> 1	PCI_CLK Cycle Time	30		ns
t <sub>HIGH</sub>	PCI_CLK High Time <sup>2</sup>	11		ns
t <sub>LOW</sub>	PCI_CLK Low Time <sup>2</sup>	11		ns
_	PCI_CLK Slew Rate <sup>2,3</sup>	1	4	V/ns
_	PCI_RESET Slew Rate <sup>2,4</sup>	50		mV/ns


- 1. The PCI may have any clock frequency between nominal DC and 33 MHz. Device operational parameters at frequencies under 16 MHz are guaranteed by design rather than by testing. The clock frequency may be changed at any time during the operation of the system as long as the clock edges remain "clean" (monotonic) and the minimum cycle high and low times are not violated. The clock may only be stopped in a low state.
- 2. Not tested. Guaranteed by characterization.
- 3. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak portion of the clock wavering (0.2  $\star$  V<sub>DD3</sub> to 0.6  $\star$  V<sub>DD3</sub>) as shown below.
- 4. The minimum PCI\_RESET slew rate applies only to the rising (de-assertion) edge of the reset signal and ensures that system noise cannot make an otherwise monotonic signal appear to bounce in the switching range.




# **LPC Signals**

Symbol	Figure	Description	Reference Conditions	Min	Max	Unit
t <sub>VAL</sub>	Outputs	Output Valid Delay	After RE of CLK		11	ns
t <sub>ON</sub>	Outputs	Float to Active Delay	After RE of CLK	2		ns
t <sub>OFF</sub>	Outputs	Active to Float Delay	After RE of CLK		28	ns
t <sub>SU</sub>	Inputs	Input Setup Time	Before RE of CLK	7		ns
t <sub>HL</sub>	Inputs	Input Hold Time	After RE of CLK	0		ns
t <sub>PDR</sub>	Reset Outputs	Rise Propagation Delay	From RE of PCI_RESET to RE of PCIRST_OUT, PCIRST_OUT2		30	ns
t <sub>R</sub>	Reset Outputs	Rise Time	PCIRST_OUT, PCIRST_OUT2		50	ns
t <sub>PDF</sub>	Reset Outputs	Fall Propagation Delay	From FE of PCI_RESET to FE of IDE_RSTDRV		20	ns
t <sub>F</sub>	Reset Outputs	Fall Time	IDE_RSTDRV		15	ns

#### Outputs



# Inputs $V_{DD3} = 3.3V \pm 10\%$ $PCI\_CLK$ $0.4 \ V_{DD}$ $t_{SU}$ $t_{HL}$ $LAD3-LAD0, \ \overline{LFRAME}$ $\overline{PCI\_RESET}, \ SERIRQ$ $\overline{LPCPD}$




# 10.4.5 FDC Timing

# **FDC Write Data Timing**

Symbol	Parameter	Min	Max	Unit
t <sub>HDH</sub>	HDSEL Hold from WGATE Inactive <sup>1</sup>	100		μs
t <sub>HDS</sub>	HDSEL Setup to WGATE Active <sup>1</sup>	100		μs
t <sub>WDW</sub>	Write Data Pulse Width <sup>1</sup>	See $t_{DRP}$ , $t_{ICP}$ and $t_{WDW}$ values in table below		

1. Not tested. Guaranteed by design.




Data Rate	t <sub>DRP</sub>	t <sub>ICP</sub>	t <sub>ICP</sub> Nominal	t <sub>WDW</sub>	t <sub>WDW</sub> Minimum	Unit
1 Mbps	1000	6 x t <sub>CP</sub> <sup>1</sup>	125	2 x t <sub>ICP</sub>	250	ns
500 Kbps	2000	6 x t <sub>CP</sub> <sup>1</sup>	125	2 x t <sub>ICP</sub>	250	ns
300 Kbps	3333	10 x t <sub>CP</sub> <sup>1</sup>	208	2 x t <sub>ICP</sub>	375	ns
250 Kbps	4000	12 x t <sub>CP</sub> <sup>1</sup>	250	2 x t <sub>ICP</sub>	500	ns

<sup>1.</sup>  $t_{CP}$  is the clock period defined for CLOCKI in *Clock Timing on page 131*.

# **FDC Drive Control Timing**


Symbol	Parameter	Min	Max	Unit
t <sub>DST</sub>	DIR Setup to STEP Active <sup>1</sup>	6		μs
t <sub>IW</sub>	Index Pulse Width	100		ns
t <sub>STD</sub>	DIR Hold from STEP Inactive	t <sub>STR</sub>		ms
t <sub>STP</sub>	STEP Active High Pulse Width <sup>1</sup>	8		μs
t <sub>STR</sub>	STEP Rate Time <sup>1</sup>	0.5		ms

<sup>1.</sup> Not tested. Guaranteed by design.



# **FDC Read Data Timing**


Symbol	Parameter	Min	Max	Unit
t <sub>RDW</sub>	Read Data Pulse Width	50		ns



# 10.4.6 Parallel Port Timing

# **Standard Parallel Port Timing**


Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>PDH</sub>	Port Data Hold	SPP Mode 0 and Mode 1, ECP Mode 0 and Mode1: system dependent; ECP Mode 2: device dependent.	750		ns
t <sub>PDS</sub>	Port Data Setup	SPP Mode 0 and Mode 1, ECP Mode 0 and Mode1: system dependent; ECP Mode 2: device dependent.	750		ns
t <sub>SW</sub>	Strobe Width	SPP Mode 0 and Mode 1, ECP Mode 0 and Mode1: system dependent; ECP Mode 2: device dependent.	750		ns



#### **Enhanced Parallel Port Timing**

Symbol	Parameter		Max	EPP 1.7 <sup>1</sup>	EPP 1.9 <sup>1</sup>	Unit
t <sub>WW19a</sub>	WRITE Active from WAIT Low		45		~	ns
t <sub>WW19ia</sub>	WRITE Inactive from WAIT Low		45		~	ns
t <sub>WST19a</sub>	DSTRB or ASTRB Active from WAIT Low		65		~	ns
t <sub>WEST</sub>	DSTRB or ASTRB Active after WRITE Active	10		~	~	ns
t <sub>WPDH</sub>	PD7–0 Hold after WRITE Inactive	0		~	~	ns
t <sub>WPDS</sub>	PD7–0 Valid after WRITE Active		15	~	~	ns
t <sub>EPDW</sub>	PD7-0 Valid Width	80		~	~	ns
t <sub>EPDH</sub>	PD7–0 Hold after DSTRB or ASTRB Inactive	0		~	~	ns

#### 1. Also in ECP Mode 4



# **Extended Capabilities Port (ECP) Timing**

#### **Forward Mode**


Symbol	Parameter	Min	Max	Unit
t <sub>ECDSF</sub>	Data Setup before STB Active	0		ns
t <sub>ECDHF</sub>	Data Hold after BUSY Inactive	0		ns
t <sub>ECLHF</sub>	BUSY Active after STB Active	75		ns
t <sub>ECHHF</sub>	STB Inactive after BUSY Active <sup>1</sup>	0	1	s
t <sub>ECHLF</sub>	BUSY Inactive after STB Active <sup>1</sup>	0	35	ms
t <sub>ECLLF</sub>	STB Active after BUSY Inactive	0		ns

1. Not tested. Guaranteed by design.

PD7-0 AFD

 $\overline{\text{STB}}$ 


BUSY



#### **Reverse Mode**

Symbol	Parameter	Min	Max	Unit
t <sub>ECDSR</sub>	Data Setup before ACK Active	0		ns
t <sub>ECDHR</sub>	Data Hold after AFD Active	0		ns
t <sub>ECLHR</sub>	AFD Inactive after ACK Active	75		ns
t <sub>ECHHR</sub>	ACK Inactive after AFD Inactive <sup>1</sup>	0	35	ms
t <sub>ECHLR</sub>	AFD Active after ACK Inactive <sup>1</sup>	0	1	s
t <sub>ECLLR</sub>	ACK Active after AFD Active	0		ns

1. Not tested. Guaranteed by design.




#### 10.4.7 Serial Port Timing

#### **Serial Port Data Timing**

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>BT</sub>	Single Bit Time in Serial Port <sup>1</sup>	Transmitter	t <sub>BTN</sub> - 25 <sup>2</sup>	t <sub>BTN</sub> + 25 <sup>2</sup>	ns
		Receiver	$t_{BTN}-2\%^2$	t <sub>BTN</sub> + 2% <sup>2</sup>	ns


- 1. Not tested. Guaranteed by design.
- 2. t<sub>BTN</sub> is the nominal bit time in the Serial Port; it is determined by the setting of the Baud Generator Divisor registers.



#### **Modem Control Timing**

Symbol	Parameter		Max	Unit
t_	RI Low Time <sup>1,2</sup>	10		ns
t <sub>H</sub>	RI High Time <sup>1,2</sup>	10		ns
t <sub>SIM</sub>	Delay to Set IRQ from Modem Input		40	ns

- 1. Not tested. Guaranteed by characterization.
- 2. The value also applies to  $\overline{\overline{RI}}$  wake-up detection in the SWC module



# 10.4.8 Glue Function Timing

# **Highest Active Main and Standby Supply Reference**

Symbol	Figure Description Reference Conditions		Min	Max	
		Main			
t <sub>PD</sub>	44	V <sub>DD3</sub> to REF5V Propagation Delay <sup>1</sup>	V <sub>DD5</sub> = 0; V <sub>DD3</sub> slew rate > 10 V/ms		1 ms
	Standby				
t <sub>PD</sub>	44	V <sub>SB3</sub> to REF5V_STBY Propagation Delay <sup>1</sup>	$V_{SB5} = 0$ ; $V_{SB3}$ slew rate > 10 V/ms		1 ms

1. Not tested. Guaranteed by design.




Figure 44. REF5V and REF5V\_STBY (AC Characteristics)

#### **Resume Reset**

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t <sub>RD</sub>	45	Rising Supply Delay <sup>1</sup> (typ. 32 ms)	$V_{SB5} > V_{TRIP}$ or $V_{SB3} > V_{SB3ON}$	10	100	ms
t <sub>FD5</sub>	45	Falling V <sub>SB5</sub> Supply Delay <sup>1</sup>	$V_{SB5} < V_{TRIP}$ and $V_{SB3} > V_{SB3ON}$		100	ns
t <sub>GA</sub>	45	V <sub>SB5</sub> and V <sub>SB3</sub> Glitch Allowance <sup>1</sup>	V <sub>SB5</sub> < V <sub>TRIP</sub> or V <sub>SB3</sub> < V <sub>SB3ON</sub>		100	ns
t <sub>FD3</sub>	45	Falling V <sub>SB3</sub> Supply Delay <sup>1</sup>	$V_{SB3} < V_{SB3ON}$ and $V_{SB5} > V_{TRIP}$		100	ns
t <sub>R</sub>	45	Rise Time <sup>2</sup>	V <sub>SB3</sub> > V <sub>SB3ON</sub>		100	ns
t <sub>F</sub>	45	Fall Time <sup>2</sup>	V <sub>SB3</sub> > V <sub>SB3ON</sub>		100	ns

- 1. Not tested. Guaranteed by characterization.
- 2. Not tested. Guaranteed by design.




Figure 45. RSMRST (AC Characteristics)

#### **Main Power Good**

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t <sub>DB</sub>	_	Debouncing time <sup>1</sup>	After RE or FE of FPRST	768 ∗ t <sub>CP</sub> <sup>2</sup>	832 * t <sub>CP</sub>	
t <sub>PDF</sub>	_	FPRST Propagation Delay <sup>1</sup>	After RE or FE of FPRST	768 * t <sub>CP</sub>	832 ∗ t <sub>CP</sub>	
t <sub>PDP</sub>	_	PWRGD_PS Propagation Delay <sup>1</sup>	After RE or FE of PWRGD_PS		1	μs
t <sub>R</sub>	_	Rise Time <sup>1</sup>	0.8V to 2.0V		50	ns
t <sub>F</sub>	_	Fall Time <sup>1</sup>	2.0V to 0.8V		50	ns

<sup>1.</sup> Not tested. Guaranteed by design.

#### **Rambus SCK Clock Gate Control**

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t <sub>PF</sub>	-	Fall Propagation Delay <sup>1</sup>	PWRGD_3V to FE of SCK_BJT_GATE		50	ns
t <sub>F</sub>	_	Fall Time	0.8V to 2.0V		15	ns

<sup>1.</sup> Not tested. Guaranteed by characterization.

#### **Power Distribution Control**

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t <sub>PB</sub>	_	BKFD_CUT Propagation Delay <sup>1</sup>	PWRGD_PS or SLP_S3 to BKFD_CUT		1	μs
t <sub>TB</sub>	-	BKFD_CUT Transition Time <sup>1</sup>	0.8V to 2.0V		50	ns
t <sub>PL</sub>	46	LATCHED_BF_CUT Propagation Delay <sup>1</sup>	BKFD_CUT or SLP_S5 to LATCHED_BF_CUT		1	μs
t <sub>TL</sub>	46	LATCHED_BF_CUT Transition Time <sup>1</sup>	0.8V to 2.0V		50	ns

<sup>1.</sup> Not tested. Guaranteed by design.

<sup>2.</sup> t<sub>CP</sub> is the cycle time of the 32 KHz clock domain (see *Low-Frequency Clock Timing on page 132*)




Figure 46. BKFD\_CUT and LATCHED\_BF\_CUT (AC Characteristics)

#### **Main Power Supply Control**

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t <sub>PR</sub>	_	Rise Propagation Delay <sup>1</sup>	CPU_PRESENT or SLP_S3 to RE of PS_ON		1	μs
t <sub>PF</sub>	_	Fall Propagation Delay <sup>1</sup>	CPU_PRESENT or SLP_S3 to FE of PS_ON		1	μs
t <sub>R</sub>	_	Rise Time <sup>1</sup>	0.8V to 2.0V		50	ns
t <sub>F</sub>	_	Fall Time <sup>1</sup>	0.8V to 2.0V		50	ns

<sup>1.</sup> Not tested. Guaranteed by design.

#### **CNR Downstream Codec Dynamic Control**

Symbol	Figure	Description	Reference Conditions	Min	Max	Units
t <sub>PD</sub>	1	Propagation Delay <sup>1</sup>	AUD_LINK_RST to CDC_DWN_RST		30	ns
t <sub>TR</sub>	_	Transition Time <sup>1</sup>	0.8V to 2.0V		15	ns

<sup>1.</sup> Not tested. Guaranteed by characterization.

#### **SMBus Voltage Translation and Isolation Timing**

Symbol	Figure	Description	Type of Requirement <sup>1</sup>	Min	Max	Unit
t <sub>SMBR</sub>	_	Rise Time (all signals)	Input		1000 <sup>2,3</sup>	ns
t <sub>SMBF</sub>	_	Fall Time (all signals)	Input		250 <sup>3</sup>	ns
			Output		300 <sup>2,4</sup>	ns
t <sub>SMBD</sub>	_	Propagation Delay (each signal pair, in both directions)	Output		500 <sup>2,4</sup>	ns

- 1. An "Input" type is a value the PC87372 device expects from the system; an "Output" type is a value the PC87372 device provides to the system.
- 2. Test conditions:  $R_L$  = 1 K $\Omega$  to  $V_{DD3}$  = 3.3V, or  $R_L$  = 1.5 K $\Omega$  to  $V_{DD5}$  = 5V and  $C_L$  = 400 pF to GND.
- 3. Not tested. Guaranteed by design.
- 4. Not tested. Guaranteed by characterization.

#### 10.4.9 SWC Timing

#### Wake-Up Inputs at V<sub>SB3</sub> Power Switching

Symbo	l Figure	Description	Reference Conditions	Min	Max
t <sub>EWIV</sub>	47	External Wake-Up Inputs Valid <sup>1</sup>	At V <sub>SB3</sub> power on, after the 32 KHz Domain is toggling	24576 * t <sub>CP</sub> <sup>2</sup>	32768 * t <sub>CP</sub>

- 1. Not tested. Guaranteed by characterization.
- 2. t<sub>CP</sub> is the cycle time of the 32 KHz clock domain (see Low-Frequency Clock Timing on page 132)




Figure 47. Inputs at V<sub>SB3</sub> Power Switching

#### Wake-Up Inputs at V<sub>DD3</sub> Power Switching

S	ymbol	Figure	Description	Reference Conditions	Min	Max
	t <sub>EWIV</sub>	48	External Wake-Up Inputs Valid <sup>1</sup>	After V <sub>DD3</sub> power on <sup>2</sup>	24576 * t <sub>CP</sub> <sup>3</sup>	32768 * t <sub>CP</sub>

- 1. Not tested. Guaranteed by characterization.
- 2. The 32 KHz clock domain is assumed to be toggling at  $\rm V_{\rm DD3}$  power stable.
- 3.  $t_{CP}$  is the cycle time of the 32 KHz clock domain (see Low-Frequency Clock Timing on page 132)





Figure 48. Wake-Up Inputs at V<sub>DD3</sub> Power Switching

#### **Physical Dimensions**

All dimensions are in millimeters



Plastic Quad Flatpack (PQFP), JEDEC Order Number PC87372-xxx/VLA NS Package Number VLA128A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



#### National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 87 90

Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com

**National Semiconductor** 

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

Email: nsj.crc@jksmtp.nsc.com