# DATA SHEET

## PCKV857A

100-250 MHz differential

1:10 clock driver

Product data
Supersedes data of 2002 Dec 13

2003 Jul 31







## 100-250 MHz differential 1:10 clock driver

## PCKV857A

#### **FEATURES**

- ESD classification testing is done to JEDEC Standard JESD22.
   Protection exceeds 2000 V to HBM per method A114.
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Optimized for clock distribution in DDR (Double Data Rate)
   SDRAM applications as per JEDEC specifications
- 1-to-10 differential clock distribution
- Very low skew (< 100 ps) and jitter (< 100 ps)</li>
- Operation from 2.2 V to 2.7 V AV<sub>DD</sub> and 2.3 V to 2.7 V V<sub>DD</sub>
- SSTL\_2 interface clock inputs and outputs
- CMOS control signal input
- Test mode enables buffers while disabling PLL
- Low current power-down mode
- Tolerant of Spread Spectrum input clock
- Full DDR solution provided when used with SSTL16877 or SSTV16857
- Designed for DDR 266, 300, and 333 DIMM applications
- Available in TSSOP-48 and TVSOP-48 packages

#### DESCRIPTION

The PCKV857A is a high-performance, low-skew, low-jitter zero delay buffer designed for 2.5 V  $V_{DD}$  and 2.5 V  $AV_{DD}$  operation and differential data input and output levels.

The PCKV857A is a zero delay buffer that distributes a differential clock input pair (CLK,  $\overline{\text{CLK}}$ ) to ten differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair feedback clock outputs (FB\_OUT,  $\overline{\text{FB}_{OUT}}$ ) . The clock outputs are controlled by the clock inputs (CLK,  $\overline{\text{CLK}}$ ), the feedback clocks (FB\_IN,  $\overline{\text{FB}_{IN}}$ ), and the analog power input (AV\_DD). When  $\overline{\text{PWRDWN}}$  is HIGH, the outputs switch in phase and frequency with CLK. When  $\overline{\text{PWRDWN}}$  is LOW, all outputs are disabled to HIGH impedance state (3-State), and the PLL is shut down (LOW power mode). The device also enters the LOW power mode when the input frequency falls below 20 MHz. An input frequency detection circuit will detect the LOW frequency condition and after applying a > 20 MHz input signal, the detection circuit turns on the PLL again and enables the outputs.


When  ${\rm AV_{DD}}$  is grounded, the PLL is turned off and bypassed for test purposes. The PCKV857A is also able to track spread spectrum clocking for reduced EMI.

The PCKV857A is characterized for operation from 0 to +70  $^{\circ}$ C.

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
48-Pin Plastic TSSOP	0 to +70 °C	PCKV857ADGG	SOT362-1
48-Pin Plastic TSSOP (TVSOP)	0 to +70 °C	PCKV857ADGV	SOT480-1

#### PIN CONFIGURATION



## 100-250 MHz differential 1:10 clock driver

PCKV857A

#### **PIN DESCRIPTION**

PINS	SYMBOL	DESCRIPTION
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	GND	SSTL_2 ground pins
2, 3, 5, 6, 9, 10, 19, 20, 22, 23, 26, 27, 29, 30, 32, 33, 39, 40, 43, 44, 46, 47	$Y_n, \overline{Y}_n, FB_{OUT}, \overline{FB_{OUT}}$	SSTL_2 differential outputs
4, 11, 12, 15, 21, 28, 34, 38, 46	$V_{DDQ}$	SSTL_2 power pins
13, 14, 35, 36	$CLK_IN, \overline{CLK_IN}, FB_IN, \overline{FB_IN}$	SSTL_2 differential inputs
16	$AV_DD$	Analog power
17	AGND	Analog ground
37	PWRDWN	Power-down control input

## **FUNCTION TABLE**

	INPUTS			OUTF	PUTS		PLL ON/OFF	
PWRDWN	CLK	CLK	Yn	₹ <sub>n</sub>	FB <sub>OUT</sub>	FB <sub>OUT</sub>	PLL ON/OFF	
L	L	Н	Z	Z	Z <sup>1</sup>	$Z^1$	OFF	
L	Н	L	Z	Z	Z <sup>1</sup>	Z <sup>1</sup>	OFF	
Н	L	Н	L	Н	L	Н	ON	
Н	Н	L	Н	L	Н	L	ON	
X <sup>2</sup>	< 20 MHz	< 20 MHz	Z	Z	Z <sup>1</sup>	Z <sup>1</sup>	OFF	

#### NOTES:


H = HIGH voltage level L = LOW voltage level

Z = HIGH impedance OFF-state

X = don't care

- 1. Subject to change. May cause conflict with FB<sub>IN</sub> pins.
- 2. Additional feature that senses when the clock input is less than 20 MHz and places the part in sleep mode.

#### **BLOCK DIAGRAM**



## 100-250 MHz differential 1:10 clock driver

PCKV857A

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

CVMDOL	DADAMETED	CONDITION	LIN	MITS	LINUT
SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
$V_{DDQ}$	Supply voltage range		0.5	3.6	V
$AV_{DD}$	Supply voltage range		0.5	3.6	V
VI	Input voltage range	see Notes 2 and 3	-0.5	V <sub>DDQ</sub> + 0.5	V
Vo	Output voltage range	see Notes 2 and 3	-0.5	V <sub>DDQ</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	$V_I < 0 \text{ or } V_I > V_{DDQ}$	_	±50	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{DDQ}$	_	±50	mA
ΙO	Continuous output current	$V_O = 0$ to $V_{DDQ}$	_	±50	mA
	Continuous current to GND or V <sub>DDQ</sub>		_	±100	mA
T <sub>stg</sub>	Storage temperature range		-65	+150	°C

#### NOTES:

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
  only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
  conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. This value is limited to 3.6 V maximum.

#### RECOMMENDED OPERATING CONDITIONS<sup>1</sup>

OVMDOL	DARAMETER		CONDITION		LIMITS		
SYMBOL	PARAMETER		CONDITION	MIN	TYP	MAX	UNIT
$V_{DDQ}$	Supply voltage range			2.3	_	2.7	V
$AV_{DD}$	Supply voltage range			2.2	_	2.7	V
V <sub>IL</sub>	LOW-level input voltage	CLK, <u>CLK,</u> FB <sub>IN</sub> , FB <sub>IN</sub>		_	_	V <sub>DDQ</sub> /2 – 0.18	٧
		PWRDWN		-0.3	_	0.7	
V <sub>IH</sub>	HIGH-level input voltage	CLK, <u>CLK,</u> FB <sub>IN</sub> , FB <sub>IN</sub>		V <sub>DDQ</sub> /2 + 0.18	_	_	V
		PWRDWN		1.7	_	$V_{DDQ} + 0.3$	
	DC input signal voltage		Note 2	-0.3	_	$V_{DDQ}$	V
V	DC differential input signal voltage	CLK, FB <sub>IN</sub>	Note 3	0.36	_	$V_{DDQ} + 0.6$	V
$V_{ID}$	AC differential input signal voltage	CLK, FB <sub>IN</sub>	Note 3	0.7	_	$V_{DDQ} + 0.6$	V
$V_{OX}$	Output differential cross-voltage		Note 4	$V_{DDQ}/2 - 0.2$	V <sub>DDQ</sub> /2	$V_{DDQ}/2 + 0.2$	V
$V_{IX}$	Input differential cross-voltage		Note 4	$V_{DDQ}/2 - 0.2$	_	$V_{DDQ}/2 + 0.2$	V
I <sub>OH</sub>	HIGH-level output current			_	_	-12	mA
I <sub>OL</sub>	LOW-level output current			_	_	12	mA
SR	Input slew rate			1	_	4	V/ns
T <sub>amb</sub>	Operating free-air temperature			0	_	70	°C

#### NOTES:

- 1. Unused inputs must be held HIGH or LOW to prevent them from floating.
- 2. DC input signal voltage specifies the allowable DC execution of differential input.
- Differential input signal voltage specifies the differential voltage |VTR VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.
- 4. Differential cross-point voltage is expected to track variations of V<sub>CC</sub> and is the voltage at which the differential signals must be crossing.

## 100-250 MHz differential 1:10 clock driver

PCKV857A

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

CVMDOL	DADAMETER	TEST COMPITIONS		LIMITS		LINUT
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IK}$	Input voltage, all inputs	$V_{DDQ} = 2.3 \text{ V}, I_{I} = -18 \text{ mA}$	_		-1.2	V
V	HIGH-level output voltage	$V_{DDQ} = min to max, I_{OH} = -1 mA$	V <sub>DDQ</sub> - 0.1	_	_	V
V <sub>OH</sub>	nigh-level output voltage	$V_{DDQ} = 2.3 \text{ V}, I_{OH} = -12 \text{ mA}$	1.7		_	V
V	LOW level output voltage	$V_{DDQ}$ = min to max, $I_{OL}$ = 1 mA	_	_	0.1	V
V <sub>OL</sub>	LOW-level output voltage	$V_{DDQ} = 2.3 \text{ V}, I_{OL} = 12 \text{ mA}$	_		0.6	V
lį	Input current	$V_{DDQ} = 2.7 \text{ V}, V_{I} = 0 \text{ V to } 2.7 \text{ V}$	_		±10	μΑ
l <sub>OZ</sub>	HIGH-impedance-state output current	$V_{DDQ} = 2.7 \text{ V}, V_{O} = V_{DDQ} \text{ or GND}$	_		±10	μΑ
I <sub>DDPD</sub>	Power-down current on V <sub>DDQ</sub> + AV <sub>DD</sub>	CLK and $\overline{\text{CLK}}$ = 0 MHz, $\overline{\text{PWRDWN}}$ = LOW; $\Sigma$ of I <sub>DD</sub> and AI <sub>DD</sub>	_	30	100	μА
I <sub>DD</sub>	Dynamic current on V <sub>DDQ</sub>	f <sub>O</sub> = 67 MHz to 190 MHz	_	200	300	mA
Al <sub>DD</sub>	Supply current on AV <sub>DD</sub>	f <sub>O</sub> = 67 MHz to 190 MHz	_	8	10	mA
C <sub>I</sub>	Input capacitance	$V_{CC} = 2.5 \text{ V}, V_I = V_{CC} \text{ or GND}$	2	2.8	3	pF

#### NOTE:

- This is intended to operate in the SSTL\_2 type IV unterminated mode without series resistors on the outputs.
   All typical values are at respective nominal V<sub>DDQ</sub>.
   Differential cross-point voltage is expected to track variations of V<sub>DDQ</sub> and is the voltage at which the differential signals must be crossing.

#### **TIMING REQUIREMENTS**

Over recommended ranges of supply voltage and operating free-air temperature.

SYMBOL	PARAMETER	MIN	MAX	UNIT
f <sub>CK</sub>	Operating clock frequency	100	250	MHz
	Input clock duty cycle	40	60	%
	Stabilization time <sup>1</sup>	100	_	μs

#### NOTE:

1. Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power-up.

## 100-250 MHz differential 1:10 clock driver

## PCKV857A


#### **AC CHARACTERISTICS**

GND = 0 V;  $t_r$  =  $t_f$   $\leq$  2.5 ns;  $C_L$  = 50 pF;  $R_L$  = 1  $k\Omega$ 

CYMPOL	DADAMETED	MANGEODIA	CONDITION		LIMITS		LINUT
SYMBOL	PARAMETER	WAVEFORM	CONDITION	MIN	TYP	MAX	UNIT
t <sub>(O)</sub>	Static phase offset	Figure 1		-350	0	350	ps
t <sub>SK(O)</sub>	Output clock skew	Figure 2		_	_	150	ps
t <sub>SLR(O)</sub>	Output clock slew rate	Figure 3		1	_	2	V/ns
t <sub>JIT(PER)</sub>	Jitter (period)	Figure 4	f <sub>O</sub> = 67 MHz to 200 MHz	-75	_	75	ps
t <sub>JIT(CC)</sub>	Jitter (cycle-to-cycle)	Figure 5	$f_O = 67 \text{ MHz to } 200 \text{ MHz}$	-75	_	75	ps
t <sub>JIT(HPER)</sub>	Half-period jitter	Figure 6		-75	_	75	ps
t <sub>PLH</sub> 1	LOW to HIGH level propagation delay		Test mode/CLK to any output	_	3.7	_	ns
t <sub>PHL</sub> 1	HIGH to LOW level propagation delay		Test mode/CLK to any output		3.7	_	ns

#### NOTE:

1. Refers to transition of noninverting output.



## 100-250 MHz differential 1:10 clock driver

PCKV857A

#### **AC WAVEFORMS**




Figure 1. Static phase offset




Figure 2. Output skew




Figure 3. Input and output slew rates

## 100-250 MHz differential 1:10 clock driver

## PCKV857A




Figure 4. Period jitter




Figure 5. Cycle-to-cycle jitter




Figure 6. Half-period jitter




Figure 7. Skew between any two outputs.

## 100-250 MHz differential 1:10 clock driver

## PCKV857A




Figure 8. Duty cycle limits and measurement

#### **TEST CIRCUIT**





Figure 9. Output load test circuit

## 100-250 MHz differential 1:10 clock driver

PCKV857A

## TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1 mm

SOT362-1



#### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bр	O	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	٧	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT362-1		MO-153				<del>-95-02-10-</del> 99-12-27

## 100-250 MHz differential 1:10 clock driver

PCKV857A

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 4.4 mm; lead pitch 0.4 mm

SOT480-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	ь <sub>р</sub>	c	D (1)	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.85	0.25	0.23 0.13	0.20 0.09	9.80 9.60	4.50 4.30	0.40	6.60 6.20	1.00	0.70 0.50	0.40 0.30	0.20	0.07	0.08	0.40 0.10	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT480-1		MO-153			<del>-97-03-20-</del> 99-12-27

## 100-250 MHz differential 1:10 clock driver

PCKV857A

## **REVISION HISTORY**

Rev	Date	Description	
_2	20030731	Product data (9397 750 11759); ECN 853-2394 30057 dated 18 June 2003. Supersedes data of 2002 December 13 (9397 750 10867).	
		Modifications:	
		Minor changes or corrections to existing product specifications.	
_1	20021213	oduct data (9397 750 10867); ECN 853-2394 29181 of 13 December 2002.	

## 100-250 MHz differential 1:10 clock driver

PCKV857A

#### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup> [3]	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 07-03

Document order number: 9397 750 11759

Let's make things better.







<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

<sup>[3]</sup> For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.