
DISCRETE SEMICONDUCTORS

DATA SHEET



PESD3V3L5UV; PESD5V0L5UV Low capacitance 5-fold ESD protection diode arrays in SOT666 package

Product specification

2004 Mar 23





Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV

FEATURES

- · Uni-directional ESD protection of up to five lines
- · Bi-directional ESD protection of up to four lines
- · Low diode capacitance
- Maximum peak pulse power: $P_{pp} = 25 \text{ W}$ at $t_p = 8/20 \mu s$
- Low clamping voltage: V_{CL(R)} = 12 V at I_{pp} = 2.5 A
- Ultra low leakage current: I_{RM} = 8 nA at V_{RWM} = 5 V
- ESD protection > 20 kV
- IEC 61000-4-2; level 4 (ESD)
- IEC 61000-4-5 (surge); $I_{pp} = 2.5 \text{ A}$ at $T_p = 8/20 \ \mu s$.

APPLICATIONS

- · Cellular handsets and accessories
- Portable electronics
- · Computers and peripherals
- · Communications systems
- · Audio and video equipment.

DESCRIPTION

Low capacitance 5-fold ESD protection array in the ultra small SOT666 plastic package designed to protect up to five transmission or data lines from the damage caused by Electrostatic Discharge (ESD).

MARKING

TYPE NUMBER	MARKING CODE(1)
PESD3V3L5UV	*E1
PESD5V0L5UV	*E2

Note


- 1. * = p: Made in Hong Kong.
 - * = t: Made in Malaysia.
 - * = W: Made in China.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	VALUE	UNIT
V _{RWM}	reverse standoff voltage		
	PESD3V3L5UV	3.3	V
	PESD5V0L5UV	5	V
C _d	diode capacitance		
	PESD3V3L5UV	22	pF
	PESD5V0L5UV	16	pF
	number of protected lines	5	

PINNING

PIN	DESCRIPTION	
1	cathode 1	
2	common anode	
3	cathode 2	
4	cathode 3	
5 cathode 4		
6	cathode 5	



alaysia.

ORDERING INFORMATION

TYPE NUMBER		PACKAGE	
I TPE NUMBER	NAME	DESCRIPTION	VERSION
PESD3V3L5UV	_	plastic surface mounted package; 6 leads	SOT666
PESD5V0L5UV	 plastic surface mounted package; 6 leads 		SOT666

Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per diode					
P _{pp}	peak pulse power	8/20 μs pulse; notes 1 and 2	_	25	W
I _{pp}	peak pulse current	8/20 μs pulse; notes 1 and 2	_	2.5	А
Tj	junction temperature		_	150	°C
T _{amb}	operation ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	Ç

Notes

- 1. Non-repetitive current pulse 8/20 μs exponentially decaying waveform; see Fig.2.
- 2. Measured from any of pins 1, 3, 4, 5 or 6 to pin 2.

ESD maximum ratings

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
Per diode				
ESD	electrostatic discharge capability	IEC 61000-4-2 (contact discharge); notes 1 and 2	20	kV
		HBM MIL-Std 883	10	kV

Notes


- 1. Device stressed with ten non-repetitive Electrostatic Discharge (ESD) pulses; see Fig.3.
- 2. Measured from any of pins 1, 3, 4, 5 or 6 to pin 2.


ESD standards compliance

ESD STANDARD	CONDITIONS
IEC 61000-4-2, level 4 (ESD)	> 15 kV (air); > 8 kV (contact)
HBM MIL-Std 883, class 3	> 4 kV

Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV





Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV

CHARACTERISTICS

 $T_i = 25$ °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per diode			1	'	'	-
V _{RWM}	reverse stand-off voltage					
	PESD3V3L5UV		_	_	3.3	V
	PESD5V0L5UV		_	_	5	V
I _{RM}	reverse leakage current					
	PESD3V3L5UV	$V_{RWM} = 3.3 V$	_	75	300	nA
	PESD5V0L5UV	$V_{RWM} = 5 V$	_	5	25	nA
V_{BR}	breakdown voltage	I _R = 1 mA				
	PESD3V3L5UV		5.3	5.6	5.9	V
	PESD5V0L5UV		6.4	6.8	7.2	V
C _d	diode capacitance	f = 1 MHz; V _R = 0 V;				
	PESD3V3L5UV	see Fig.5	_	22	28	pF
	PESD5V0L5UV		_	16	19	pF
V _{CL(R)}	clamping voltage	notes 1 and 2				
	PESD3V3L5UV	I _{pp} = 1 A	_	_	10	V
		$I_{pp} = 2.5 \text{ A}$	_	_	12	V
	PESD5V0L5UV	I _{pp} = 1 A	_	_	10	V
		$I_{pp} = 2.5 \text{ A}$	_	_	12	V
r _{diff}	differential resistance	I _R = 1 mA				
	PESD3V3L5UV		_	_	200	Ω
	PESD5V0L5UV		_	_	100	Ω


Notes

- 1. Non-repetitive current pulse $8/20~\mu s$ exponentially decaying waveform; see Fig.2.
- 2. Measured from any of pins 1, 3, 4, 5 or 6 to pin 2.

Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV


GRAPHICAL DATA




 $T_{amb} = 25 \, ^{\circ}C.$

 I_{pp} = 8/20 µs exponentially decaying waveform; see Fig.2.

Fig.4 Peak pulse power dissipation as a function of pulse time; typical values.




Relative variation of peak pulse power as a function of junction temperature; typical values.



- (2) PESD5V0L5UV.
- f = 1 MHz; $T_{amb} = 25 \, ^{\circ}\text{C}$.

Fig.6 Diode capacitance as a function of reverse voltage; typical values.




Relative variation of reverse leakage current as a function of junction temperature; typical values.

2004 Mar 23 6

Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV




Low capacitance 5-fold ESD protection diode arrays in SOT666 package


PESD3V3L5UV; PESD5V0L5UV

APPLICATION INFORMATION

The PESDxL5UV is designed for the uni-directional protection of up to five lines or bi-directional protection of four lines from the damage caused by Electrostatic Discharge (ESD) and surge pulses. The PESDxL5UV may be used on lines where the signal polarities are above or below ground. PESDxL5UV can withstand and provides protection from a surge of 25 watts peak pulse power per line for a 8/20 µs waveform.

Typical application





Circuit board layout and protection device placement

Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT) and surge transients. The following guidelines are recommended:

- 1. The protection device should be placed as closely as possible to the input terminal or connector.
- 2. The path length between the protection device and the protected line should be as short as possible.
- 3. Parallel signal paths should be kept to a minimum.
- 4. Running protection conductors in parallel with unprotected conductor should be avoided.
- 5. All printed-circuit board conductive loops (including power and group loops) should be kept to a minimum.
- 6. The length of the transient return path to ground should be kept to a minimum.
- 7. The use of shared transient return paths to a common ground point should be avoided.
- 8. Ground planes should be used whenever possible.
- For multilayer printed-circuit boards, ground vias should be used.


Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV

PACKAGE OUTLINE

Plastic surface mounted package; 6 leads

SOT666



OUTLINE		REFERENCES			EUROPEAN ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT666						-01-01-04- 01-08-27
						01 00 27

Low capacitance 5-fold ESD protection diode arrays in SOT666 package

PESD3V3L5UV; PESD5V0L5UV

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

SCA76

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R76/01/pp11

Date of release: 2004 Mar 23

Document order number: 9397 750 12254

Let's make things better.

Philips Semiconductors



