



SBOS312B - JULY 2004 - REVISED DECEMBER 2004

# Stereo Audio Volume Control

# FEATURES

- DIGITALLY-CONTROLLED ANALOG VOLUME CONTROL: **Two Independent Audio Channels** Serial Control Interface Zero Crossing Detection Mute Function
- WIDE GAIN AND ATTENUATION RANGE: +31.5dB to -95.5dB with 0.5dB Steps
- LOW NOISE AND DISTORTION: 120dB Dynamic Range 0.0003% THD+N at 1kHz
- LOW INTERCHANNEL CROSSTALK: -126dBFS
- NOISE-FREE LEVEL TRANSITIONS
- POWER SUPPLIES: ±15V Analog, +5V Digital
- **AVAILABLE IN SOL-16 PACKAGE**
- PIN-FOR-PIN COMPATIBLE WITH THE **PGA2310**

# APPLICATIONS

- AUDIO AMPLIFIERS
- MIXING CONSOLES
- MULTI-TRACK RECORDERS
- **BROADCAST STUDIO EQUIPMENT**
- **MUSICAL INSTRUMENTS**
- **EFFECTS PROCESSORS**
- A/V RECEIVERS
- CAR AUDIO SYSTEMS

# DESCRIPTION

The PGA2320 is a high-performance, stereo audio volume control designed for professional and high-end consumer audio systems. The ability to operate from ±15V analog power supplies enables the PGA2320 to process input signals with large voltage swings, thereby preserving the dynamic range available in the overall signal path. Using high performance operational amplifier stages internal to the PGA2320 yields low noise and distortion, while providing the capability to drive  $600\Omega$  loads directly without buffering. The three-wire serial control interface allows for connection to a wide variety of host controllers, in addition to support for daisy-chaining of multiple PGA2320 devices.

DFlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products

j,



SBOS312B - JULY 2004 - REVISED DECEMBER 2004

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		PGA2320	UNIT
V <sub>A</sub> +		+15.5	V
Supply voltage	V <sub>A</sub> -	-15.5	V
	V <sub>D</sub> +	+5.5	V
Analog input voltage		0 to V <sub>A</sub> +, V <sub>A</sub> -	V
Digital input voltage		–0.3 to V <sub>D</sub> +	V
Operating temperature range		-40 to +85	°C
Storage temperature range		–65 to +150	°C
Junction temperature		+150	°C
Lead temperature (soldering,	10s)	+300	°C
Package temperature (IR, ref	low, 10s)	+235	°C
()		÷	

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

#### PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

SBOS312B - JULY 2004 - REVISED DECEMBER 2004

### **ELECTRICAL CHARACTERISTICS**


At  $T_A = +25^{\circ}C$ ,  $V_A + = +15V$ ,  $V_A - = -15V$ ,  $V_D + = +5V$ ,  $R_L = 100k\Omega$ ,  $C_L = 20pF$ , BW measure = 20Hz to 20kHz, unless otherwise noted.

			PGA2320					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
DC CHARACTERISTICS								
Step Size			0.5		dB			
Gain Error	Gain Setting = 31.5dB		±0.1		dB			
Gain Matching			±0.1		dB			
Input Resistance			12		kΩ			
Input Capacitance			18		pF			
AC CHARACTERISTICS								
THD+N	V <sub>IN</sub> = 10V <sub>PP</sub> , f = 1kHz		0.0003	0.001	%			
Dynamic Range	$V_{IN} = AGND$ , Gain = 0dB	115	120		dB			
Voltage Range, Input and Output		(V <sub>A</sub> -) + 0.86	.20	(V <sub>A</sub> +) – 0.86	V			
Output Noise	V <sub>IN</sub> = AGND, Gain = 0dB	(VA ) + 0.00	10.5	(VAT) 0.00 17.5	μV <sub>RM</sub>			
Interchannel Crosstalk	f = 1  kHz		-126	17.5	dBFS			
OUTPUT BUFFER	I = TRI IZ		-120		UDF 3			
Offset Voltage	V <sub>IN</sub> = AGND, Gain = 0dB		1	7.5	m\/			
0	$v_{IN} = AGIND, Gain = 00B$			6.1	mV			
Load Capacitance Stability			1000		pF			
Short-Circuit Current			75		mA			
Unity-Gain Bandwidth, Small Signal			1		MHz			
DIGITAL CHARACTERISTICS								
High-Level Input Voltage, VIH		+2.0		V <sub>D</sub> +	V			
Low-Level Input Voltage, VIL		-0.3		0.8	V			
High-Level Output Voltage, VOH	I <sub>O</sub> = 200μA	(V <sub>D</sub> +) – 1.0			V			
Low-Level Output Voltage, VOL	$I_{O} = -2mA$			0.4	V			
Input Leakage Current			1	10	μΑ			
SWITCHING CHARACTERISTICS								
Serial Clock (SCLK) Frequency	<sup>t</sup> SCLK	0		6.25	MHz			
Serial Clock (SCLK) Pulse Width Low	<sup>t</sup> PH	80			ns			
Serial Clock (SCLK) Pulse Width								
High	tPL	80			ns			
MUTE Pulse Width Low	tMI	2.0			ms			
Input Timing								
SDI Setup Time	<sup>t</sup> SDS	20			ns			
SDI Hold Time	<sup>t</sup> SDH	20			ns			
CS Falling to SCLK Rising	<sup>t</sup> CSCR	90			ns			
SCLK Falling to CS Rising	tCFCS	35			ns			
Output Timing	-0103							
CS Low to SDO Active	tCSO			35	ns			
SCLK Falling to SDO Data Valid				60	ns			
POWER SUPPLY	<sup>t</sup> CFDO				113			
Operating Voltage								
VA+		+4.5	+15	+15.5	V			
V <sub>A</sub> -		-4.5	-15	-15.5	V			
VD+		+4.5	+5	+5.5	V			
Quiescent Current								
I <sub>A</sub> +	V <sub>A</sub> + = +15V		11	16	mA			
I <sub>A</sub> -	$V_{A} - = -15V$		11	16	mA			
ID+	V <sub>D</sub> + = +5V		0.6	1.5	mA			



SBOS312B - JULY 2004 - REVISED DECEMBER 2004

### PIN CONFIGURATION




### **PIN ASSIGNMENTS**


PIN	NAME	FUNCTION
1	ZCEN	Zero Crossing Enable Input (Active High)
2	CS	Chip-Select Input (Active Low)
3	SDI	Serial Data input
4	V <sub>D</sub> +	Digital Power Supply, +5V
5	DGND	Digital Ground
6	SCLK	Serial Clock Input
7	SDO	Serial Data Output
8	MUTE	Mute Control Input (Active Low)
9	VINR	Analog Input, Right Channel
10	AGNDR	Analog Ground, Right Channel
11	VOUTR	Analog Output, Right Channel
12	V <sub>A</sub> +	Analog Power Supply, +15V
13	VA-	Analog Power Supply, –15V
14	VOUTL	Analog Output, Left Channel
15	AGNDL	Analog Ground, Left Channel
16	VINL	Analog Input, Left Channel





### **TYPICAL CHARACTERISTICS**


At  $T_A = +25^{\circ}C$ ,  $V_A + = +15V$ ,  $V_A - = -15V$ ,  $V_D + = +5V$ ,  $R_L = 100k\Omega$ ,  $C_L = 20pF$ , BW measure = 20Hz to 20kHz, unless otherwise noted.















SBOS312B - JULY 2004 - REVISED DECEMBER 2004



### **TYPICAL CHARACTERISTICS (continued)**

At  $T_A = +25^{\circ}C$ ,  $V_A + = +15V$ ,  $V_A - = -15V$ ,  $V_D + = +5V$ ,  $R_L = 100k\Omega$ ,  $C_L = 20pF$ , BW measure = 20Hz to 20kHz, unless otherwise noted.





# GENERAL DESCRIPTION

The PGA2320 is a stereo audio volume control. It may be used in a wide array of professional and consumer audio equipment. The PGA2320 is fabricated in a mixed-signal BiCMOS process in order to take advantage of the superior analog characteristics that the process offers.

The heart of the PGA2320 is a resistor network, an analog switch array, and a high-performance bipolar op amp stage. The switches are used to select taps in the resistor network that, in turn, determine the gain of the amplifier stage. Switch selections are programmed using a serial control port. The serial port allows connection to a wide variety of host controllers. Figure 1 shows a functional block diagram of the PGA2320.

# **POWER-UP STATE**

On power up, all internal flip-flops are reset. The gain byte value for both the left and right channels are set to  $00_{HEX}$ , or mute condition. The gain will remain at this setting until the host controller programs new settings for each channel via the serial control port.

### PGA2320

SBOS312B - JULY 2004 - REVISED DECEMBER 2004

# ANALOG INPUTS AND OUTPUTS

The PGA2320 includes two independent channels, referred to as the left and right channels. Each channel has a corresponding input and output pin. The input and output pins are unbalanced, or referenced to analog ground (either AGNDR or AGNDL). The inputs are named  $V_{INR}$  (pin 9) and  $V_{INL}$  (pin 16), while the outputs are named  $V_{OUT}R$  (pin 11) and  $V_{OUT}L$  (pin 14).

It is important to drive the PGA2320 with a low source impedance. If a source impedance of greater than  $600\Omega$  is used, the distortion performance of the PGA2320 will begin to degrade.




Figure 1. PGA2320 Block Diagram

SBOS312B - JULY 2004 - REVISED DECEMBER 2004



# SERIAL CONTROL PORT

The serial control port is utilized to program the gain settings for the PGA2320. The serial control port includes three input pins and one output pin. The inputs include  $\overline{CS}$  (pin 2), SDI (pin 3), and SCLK (pin 6). The sole output pin is SDO (pin 7).

The  $\overline{CS}$  pin functions as the chip select input. Data may be written to the PGA2320 only when  $\overline{CS}$  is low. SDI is the serial data input pin. Control data is provided as a 16-bit word at the SDI pin, 8 bits each for the left and right channel

gain settings. Data is formatted as MSB first, straight binary code. SCLK is the serial clock input. Data is clocked into SDI on the rising edge of SCLK.

SDO is the serial data output pin, and is used when daisy-chaining multiple PGA2320 devices. Daisy-chain operation is described in detail later in this section. SDO is a tristate output, and assumes a high impedance state when  $\overline{CS}$  is high.

The protocol for the serial control port is shown in Figure 2. See Figure 3 for detailed timing specifications of the serial control port.

cs –	1																
SCLK	]																]
SDI	R7	R6	R5	R4	R3	R2	R1	R0	L7	L6	L5	L4	L3	L2	L1	L0	
SDO	R7	R6	R5	R4	R3	R2	R1	R0	L7	L6	L5	L4	L3	L2	L1	L0	
Gain Byte Format is MSB First, Straight Binary R0 is the Least Significant Bit of the Right Channel Gain Byte R7 is the Most Significant Bit of the Right Channel Gain Byte L0 is the Least Significant Bit of the Left Channel Gain Byte L7 is the Most Significant Bit of the Left Channel Gain Byte SDI is latched on the rising edge of SCLK SDO transitions on the falling edge of SCLK																	

Figure 2. Serial Interface Protocol



SBOS312B - JULY 2004 - REVISED DECEMBER 2004

# **GAIN SETTINGS**

The gain for each channel is set by its corresponding 8-bit code, either R[7:0] or L[7:0]; see Figure 2. The gain code data is straight binary format. If we let N equal the decimal equivalent of R[7:0] or L[7:0], then the following relationships exist for the gain settings:

#### For N = 0:

Mute Condition. The input multiplexer is connected to analog ground (AGNDR or AGNDL).

#### For N = 1 to 255:

Gain (dB) = 31.5 - [0.5 • (255 - N)]

This results in a gain range of +31.5dB (with N = 255) to -95.5dB (with N = 1).

Changes in gain setting may be made with or without zero crossing detection. The operation of the zero crossing detector and timeout circuitry is discussed later in this data sheet.




Figure 3. Serial Interface Timing Requirements

SBOS312B - JULY 2004 - REVISED DECEMBER 2004



## DAISY-CHAINING MULTIPLE PGA2320 DEVICES

In order to reduce the number of control signals required to support multiple PGA2320 devices on a printed circuit board, the serial control port supports daisy-chaining of multiple PGA2320 devices. Figure 4 shows the connection requirements for daisy-chain operation. This arrangement allows a three-wire serial interface to control many PGA2320 devices.

As shown in Figure 4, the SDO pin from device #1 is connected to the SDI input of device #2, and is repeated for additional devices. This configuration in turn forms a large shift register, in which gain data may be written for all PGA2320s connected to the serial bus. The length of the shift register is  $16 \times N$  bits, where N is equal to the number of PGA2320 devices included in the chain. The  $\overline{CS}$  input must remain low for  $16 \times N$  SCLK periods, where N is the number of devices connected in the chain, in order to allow enough SCLK cycles to load all devices.

# ZERO CROSSING DETECTION

The PGA2320 includes a zero crossing detection function that can provide for noise-free level transitions. The concept is to change gain settings on a zero crossing of the input signal, thus minimizing audible glitches. This function is enabled or disabled using the ZCEN input (pin 1). When ZCEN is low, zero crossing detection is disabled. When ZCEN is high, zero crossing detection will be enabled.

The zero crossing detection takes effect with a change in gain setting for a corresponding channel. The new gain setting will not be latched until either two zero crossings are detected, or a timeout period of 16ms has elapsed without detecting two zero crossings. In the case of a timeout, the new gain setting takes effect with no attempt to minimize audible artifacts.




Figure 4. Daisy-Chaining Multiple PGA2320 Devices



SBOS312B - JULY 2004 - REVISED DECEMBER 2004

# **MUTE FUNCTION**

The PGA2320 includes a mute function. This function may be activated by either the  $\overline{\text{MUTE}}$  input (pin 8), or by setting the gain byte value for one or both channels to  $00_{\text{HEX}}$ . The  $\overline{\text{MUTE}}$  pin may be used to mute both channels, while the gain setting may be used to selectively mute the left and right channels. Muting is accomplished by switching the input multiplexer to analog ground (AGNDR or AGNDL) with zero crossing enabled.

The  $\overline{\text{MUTE}}$  pin is active low. When  $\overline{\text{MUTE}}$  is low, each channel will be muted following the next zero crossing event or timeout that occurs on that channel. If  $\overline{\text{MUTE}}$  becomes active while  $\overline{\text{CS}}$  is also active, the mute will take effect once the  $\overline{\text{CS}}$  pin goes high. When the  $\overline{\text{MUTE}}$  pin is high, the PGA2320 operates normally, with the mute function disabled.

# **APPLICATIONS INFORMATION**

This section includes additional information that is pertinent to designing the PGA2320 into an end application.

#### **RECOMMENDED CONNECTION DIAGRAM**

Figure 5 depicts the recommended connections for the PGA2320. Power-supply bypass capacitors should be placed as close to the PGA2320 package as physically possible.




Figure 5. Recommended Connection Diagram

SBOS312B - JULY 2004 - REVISED DECEMBER 2004

# PRINTED CIRCUIT BOARD LAYOUT GUIDELINES

It is recommended that the ground planes for the digital and analog sections of the printed circuit board (PCB) be separate from one another. The planes should be connected at a single point. Figure 6 shows the recommended PCB floor plan for the PGA2320. The PGA2320 is mounted so that it straddles the split between the digital and analog ground planes. Pins 1 through 8 are oriented to the digital side of the board, while pins 9 through 16 are on the analog side of the board.




Figure 6. Typical PCB Layout Floor Plan





12-Sep-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PGA2320IDW	ACTIVE	SOIC	DW	16	40	TBD	CU NIPDAU	Level-2-235C-1 YEAR
PGA2320IDWR	ACTIVE	SOIC	DW	16	2000	TBD	CU NIPDAU	Level-2-235C-1 YEAR
PGA2320IDWRG4	ACTIVE	SOIC	DW	16	2000	TBD	CU NIPDAU	Level-2-235C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated