Philips Semiconductors   **Product specification**

TrenchMOS™ transistor Logic level FET

PHP45N03LT

FEATURES

- **'Trench'** technology
- Very low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

SYMBOL

QUICK REFERENCE DATA

$$V_{DSS} = 30 \text{ V}$$

$$I_D = 45 \text{ A}$$

$$R_{DS(ON)} \leq 24 \text{ m}\Omega \ (V_{GS} = 5 \text{ V})$$

$$R_{DS(ON)} \leq 21 \text{ m}\Omega \ (V_{GS} = 10 \text{ V})$$

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using '**trench**' technology. The device has very low on-state resistance. It is intended for use in dc to dc converters and general purpose switching applications.

The PHP45N03LT is supplied in the SOT78 (TO220AB) conventional leaded package.

PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

SOT78 (TO220AB)

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	30	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	30	V
$\pm V_{GS}$	Gate-source voltage	-	-	15	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ °C}$	-	45	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ °C}$	-	36	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ °C}$	-	180	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ °C}$	-	86	W
T_{stg}, T_j	Storage & operating temperature	-	- 55	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j\text{-}mb}$	Thermal resistance junction to mounting base	-	-	1.75	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient	in free air	60	-	K/W

TrenchMOS™ transistor
Logic level FET

PHP45N03LT

STATIC CHARACTERISTICS

T_j= 25˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V; I_D = 0.25 mA;		30	-	-	V
			T_j = -55˚C	27	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	V_{DS} = V_{GS}; I_D = 1 mA		1	1.5	2	V
			T_j = 175˚C	0.5	-	-	V
			T_j = -55˚C	-	-	2.3	
I_{DSS}	Zero gate voltage drain current	V_{DS} = 30 V; V_{GS} = 0 V;		-	0.05	10	μA
			T_j = 175˚C	-	-	500	μA
I_{GSS}	Gate source leakage current	V_{GS} = ±5 V; V_{DS} = 0 V		-	10	100	nA
$R_{DS(ON)}$	Drain-source on-state resistance	V_{GS} = 5 V; I_D = 25 A		-	20	24	mΩ
		V_{GS} = 10 V; I_D = 25 A		-	16	21	mΩ
		V_{GS} = 5 V; I_D = 25 A; T_j = 175˚C		-	-	45	mΩ

DYNAMIC CHARACTERISTICS

T_j = 25˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	V_{DS} = 25 V; I_D = 25 A	8	16	-	S
$Q_{g(tot)}$	Total gate charge	I_D = 40 A; V_{DD} = 24 V; V_{GS} = 5 V	-	23	-	nC
Q_{gs}	Gate-source charge		-	3	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	12	-	nC
C_{iss}	Input capacitance	V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz	-	2000	2500	pF
C_{oss}	Output capacitance		-	380	450	pF
C_{rss}	Feedback capacitance		-	250	300	pF
$t_{d\ on}$	Turn-on delay time	V_{DD} = 15 V; I_D = 25 A;	-	30	45	ns
t_r	Turn-on rise time	V_{GS} = 5 V; R_G = 5 Ω	-	80	130	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	95	135	ns
t_f	Turn-off fall time		-	40	55	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_j = 25˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current		-	-	45	A
I_{DRM}	Pulsed reverse drain current		-	-	180	A
V_{SD}	Diode forward voltage	I_F = 25 A; V_{GS} = 0 V	-	0.95	1.2	V
		I_F = 40 A; V_{GS} = 0 V	-	1.0	-	
t_{rr}	Reverse recovery time	I_F = 40 A; -dI_F/dt = 100 A/μs;	-	52	-	ns
Q_{rr}	Reverse recovery charge	V_{GS} = -10 V; V_R = 25 V	-	0.08	-	μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25$ A; $V_{DD} \leq 25$ V; $V_{GS} = 10$ V; $R_{GS} = 50$ Ω; $T_{mb} = 25$ ˚C	-	-	60	mJ

Fig.1. Normalised power dissipation.
$PD\% = 100 \cdot P_D/P_{D\,25\,°C} = f(T_{mb})$

Fig.4. Transient thermal impedance.
$Z_{th\,j-mb} = f(t)$; parameter $D = t_p/T$

Fig.2. Normalised continuous drain current.
$ID\% = 100 \cdot I_D/I_{D\,25\,°C} = f(T_{mb})$; conditions: $V_{GS} \geq 5\,V$

Fig.5. Typical output characteristics, $T_j = 25\,°C$.
$I_D = f(V_{DS})$; parameter V_{GS}

Fig.3. Safe operating area. $T_{mb} = 25\,°C$
I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p

Fig.6. Typical on-state resistance, $T_j = 25\,°C$.
$R_{DS(ON)} = f(I_D)$; parameter V_{GS}

Fig.7.   Typical transfer characteristics.
$I_D = f(V_{GS})$; conditions: $V_{DS} = 25$ V; parameter T_j

Fig.10.   Gate threshold voltage.
$V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1$ mA; $V_{DS} = V_{GS}$

Fig.8.   Typical transconductance, $T_j = 25$ °C.
$g_{fs} = f(I_D)$; conditions: $V_{DS} = 25$ V

Fig.11.   Sub-threshold drain current.
$I_D = f(V_{GS})$; conditions: $T_j = 25$ °C; $V_{DS} = V_{GS}$

Fig.9.   Normalised drain-source on-state resistance.
$a = R_{DS(ON)}/R_{DS(ON)25 °C} = f(T_j)$; $I_D = 25$ A; $V_{GS} = 5$ V

Fig.12.   Typical capacitances, C_{iss}, C_{oss}, C_{rss}.
$C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; $f = 1$ MHz

Fig.13. Typical turn-on gate-charge characteristics.
$V_{GS} = f(Q_G)$; conditions: $I_D = 40$ A; parameter V_{DS}

Fig.15. Normalised avalanche energy rating.
$W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 25$ A

Fig.14. Typical reverse diode current.
$I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

Fig.16. Avalanche energy test circuit.
$W_{DSS} = 0.5 \cdot LI_D^2 \cdot BV_{DSS}/(BV_{DSS} - V_{DD})$

Fig.17. Switching test circuit.

MECHANICAL DATA

Dimensions in mm

Net Mass: 2 g

10,3 max

3,7

2,8

4,5 max

1,3

5,9 min

15,8 max

3,0 max
not tinned

3,0

13,5 min

1,3
max
(2x)

1 2 3

0,9 max (3x)

2,54 2,54

0,6

2,4

Fig.18. SOT78 (TO220AB); pin 2 connected to mounting base.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent
   damage to MOS gate oxide.
2. Refer to mounting instructions for SOT78 (TO220) envelopes.
3. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor   PHP45N03LT
Logic level FET

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© **Philips Electronics N.V. 1997**	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS