

Philips Semiconductors

Product specification


TrenchMOS™ transistor Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT

FEATURES

- 'Trench' technology
- Very low on-state resistance
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

SYMBOL



QUICK REFERENCE DATA

$V_{DSS} = 25 \text{ V}$
$I_D = 69 \text{ A}$
$R_{DS(ON)} \leq 14 \text{ m}\Omega (V_{GS} = 5 \text{ V})$
$R_{DS(ON)} \leq 12 \text{ m}\Omega (V_{GS} = 10 \text{ V})$

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope using 'trench' technology. The combination of very low on-state resistance and low switching losses make this device the optimum choice in high speed computer motherboard d.c. to d.c. converters.

The PHP69N03LT is supplied in the SOT78 (TO220AB) conventional leaded package.

The PHB69N03LT is supplied in the SOT404 surface mounting package.

The PHD69N03LT is supplied in the SOT428 surface mounting package.

PINNING

SOT78 (TO220AB)

SOT404

SOT428

PIN	DESCRIPTION	SOT78 (TO220AB)	SOT404	SOT428
1	gate			
2	drain ¹			
3	source			
tab	drain	1 2 3	1 2 3	1 2 3

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DSS}	Drain-source voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}$	-	25	V
V_{DGR}	Drain-gate voltage	$T_j = 25 \text{ }^\circ\text{C to } 175 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	25	V
V_{GS}	Gate-source voltage	-	± 15	± 15	V
V_{GSM}	Pulsed gate-source voltage	$T_j \leq 150 \text{ }^\circ\text{C}$	-	± 20	V
I_D	Continuous drain current	$T_{mb} = 25 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	69	A
I_{DM}	Pulsed drain current	$T_{mb} = 100 \text{ }^\circ\text{C}; V_{GS} = 5 \text{ V}$	-	48	A
P_D	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	240	A
T_j, T_{stg}	Operating junction and storage temperature	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
			-55	175	$^\circ\text{C}$

¹ It is not possible to make connection to pin 2 of the SOT428 or SOT404 packages.

**TrenchMOS™ transistor
Logic level FET**

PHP69N03LT, PHB69N03LT, PHD69N03LT

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j\text{-}mb}$	Thermal resistance junction to mounting base		-	-	1.2	K/W
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient	SOT78 package, in free air SOT404 and SOT428 packages, pcb mounted, minimum footprint	-	60 50	- -	K/W K/W

ELECTRICAL CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}; T_j = -55^\circ\text{C}$	25	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$ $T_j = 175^\circ\text{C}$	22 1 0.5	- 1.5 -	- 2 -	V
$R_{DS(ON)}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}$ $V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}$ $V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175^\circ\text{C}$	- - -	8.5 11 26	12 14 26	$\text{m}\Omega$
g_{fs} I_{GSS} I_{DSS}	Forward transconductance Gate source leakage current Zero gate voltage drain current	$V_{DS} = 25 \text{ V}; I_D = 25 \text{ A}$ $V_{GS} = \pm 5 \text{ V}; V_{DS} = 0 \text{ V}$ $V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175^\circ\text{C}$	12	25	-	S
$Q_{g(\text{tot})}$ Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 20 \text{ A}; V_{DD} = 24 \text{ V}; V_{GS} = 10 \text{ V}$	- - -	70 9 20	- - -	nC
$t_{d\ on}$ t_r $t_{d\ off}$ t_f	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 15 \text{ V}; I_D = 25 \text{ A}; V_{GS} = 10 \text{ V}; R_G = 5 \Omega$ Resistive load	- - - -	10 50 80 50	20 75 120 75	ns ns ns ns
L_d L_d L_s	Internal drain inductance Internal drain inductance Internal source inductance	Measured tab to centre of die Measured from drain lead to centre of die (SOT78 package only) Measured from source lead to source bond pad	- - -	3.5 4.5 7.5	- - -	nH
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	- - -	1700 480 250	- - -	pF

TrenchMOS™ transistor
Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

$T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_s	Continuous source current (body diode)		-	-	69	A
I_{SM}	Pulsed source current (body diode)		-	-	240	A
V_{SD}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 69 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.95 1.0	1.2 -	V
t_{rr} Q_{rr}	Reverse recovery time Reverse recovery charge	$I_F = 69 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = -10 \text{ V}; V_R = 25 \text{ V}$	-	65 0.1	- -	ns μC

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 25 \text{ A}; V_{DD} \leq 15 \text{ V};$ $V_{GS} = 5 \text{ V}; R_{GS} = 50 \Omega; T_{mb} = 25^\circ\text{C}$	-	60	mJ




Fig.1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D/P_{D,25^\circ\text{C}} = f(T_{mb})$




Fig.2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D/I_{D,25^\circ\text{C}} = f(T_{mb}); \text{conditions: } V_{GS} \geq 5 \text{ V}$

TrenchMOS™ transistor Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT




Fig.3. Safe operating area
 I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p




Fig.6. Typical on-state resistance, $T_j = 25^\circ\text{C}$.
 $R_{DS(ON)} = f(I_D)$; parameter V_{GS}




Fig.4. Transient thermal impedance.
 $Z_{th j-mb} = f(t)$; parameter $D = t_p/T$




Fig.7. Typical transfer characteristics.
 $I_D = f(V_{GS})$; conditions: $V_{DS} = 25\text{ V}$; parameter T_j




Fig.5. Typical output characteristics, $T_j = 25^\circ\text{C}$.
 $I_D = f(V_{DS})$; parameter V_{GS}




Fig.8. Typical transconductance, $T_j = 25^\circ\text{C}$.
 $g_{fs} = f(I_D)$

TrenchMOS™ transistor Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT




Fig.9. Normalised drain-source on-state resistance.
 $a = R_{DS(ON)}/R_{DS(ON)25}^{\circ C} = f(T_j)$




Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} , $C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; $f = 1$ MHz




Fig.10. Gate threshold voltage.
 $V_{GS(TO)} = f(T_j)$; conditions: $I_D = 1$ mA; $V_{DS} = V_{GS}$




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; parameter V_{DS}




Fig.11. Sub-threshold drain current.
 $I_D = f(V_{GS})$; conditions: $T_j = 25$ °C; $V_{DS} = V_{GS}$




Fig.14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

**TrenchMOS™ transistor
Logic level FET**

PHP69N03LT, PHB69N03LT, PHD69N03LT




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$




Fig. 16. Avalanche energy test circuit.

$$W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$$

TrenchMOS™ transistor
Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT

MECHANICAL DATA

Dimensions in mm

Net Mass: 2 g




Fig.17. SOT78 (TO220AB); pin 2 connected to mounting base.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for SOT78 (TO220) envelopes.
3. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor
Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT

MECHANICAL DATA

Dimensions in mm

Net Mass: 1.4 g




Fig.18. SOT404 : centre pin connected to mounting base.

MOUNTING INSTRUCTIONS

Dimensions in mm




Fig.19. SOT404 : soldering pattern for surface mounting.

Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT

MECHANICAL DATA




Fig.20. SOT428 : centre pin connected to mounting base.

MOUNTING INSTRUCTIONS




Fig.21. SOT428 : soldering pattern for surface mounting.

Notes

- Notes**

 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
 2. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor
Logic level FET

PHP69N03LT, PHB69N03LT, PHD69N03LT

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	
© Philips Electronics N.V. 1998	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.