

PowerMOS transistor

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope suitable for surface mounting featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance. Intended for use in Compact Fluorescent Lights (CFL) and general purpose switching applications.

DESCRIPTION

PINNING - SOT223

gate

drain

source

drain (tab)

PIN

1

2

3

4

df.dzsc.com

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V _{DS}	Drain-source voltage	600	V
I _D	Drain current (DC)	0.53	A
Ptot	Total power dissipation	1.8	W
R _{DS(ON)}	Drain-source on-state resistance	16.0	Ω

PIN CONFIGURATION


1

4

2

3

SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	Drain-source voltage	Se 7.1	-	600	V
V _{DGR}	Drain-gate voltage	$R_{GS} = 20 k\Omega$	-	600	V
$V_{DGR} \pm V_{GS}$	Gate-source voltage	10000	-	30	V
I _D	Drain current (DC)	$T_{sp} = 25 \degree C$	-	0.53	А
_	and the support	$T_{sp} = 100 \ ^{\circ}C$	-	0.4	А
I _{DM}	Drain current (pulse peak value)	$T_{sp} = 25 °C$ $T_{sp} = 100 °C$ $T_{sp} = 25 °C$	-	2.12	A
I _{DR}	Source-drain diode current	$T_{sp} = 25 \degree C$	-	0.53	A
I _{DRM}	Source-drain diode current (pulse peak value)	$T_{sp} = 25 \degree C$	577	2.12	A
P _{tot} T _{stg}	Total power dissipation	$T_{sp} = 25 \text{°C}$		1.8	W
T _j	Storage temperature Junction temperature	6 1B F	-55 -	150 150	ů Ú

AVALANCHE LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
W _{DSS} W _{DSR} ¹	unclamped inductive turn-off energy	$ \begin{split} I_{D} &= 2 \text{ A } ; \text{ V}_{DD} \leq 50 \text{ V } ; \text{ V}_{GS} = 10 \text{ V } ; \\ R_{GS} &= 50 \Omega \\ & T_{j} &= 25 ^{\circ}\text{C } \text{ prior to surge} \\ T_{i} &= 100 ^{\circ}\text{C } \text{ prior to surge} \\ I_{D} &= 2 \text{ A } ; \text{ V}_{DD} \leq 50 \text{ V } ; \text{ V}_{GS} = 10 \text{ V } ; \\ R_{GS} &= 50 \Omega ; T_{j} \leq 150 ^{\circ}\text{C} \end{split} $	-	20 8 3.6	mJ mJ mJ

Pulse width and frequency limited by T_{j(max)}

PHT1N60R

Objective specification

Objective specification

PowerMOS transistor

PHT1N60R

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R _{th j-sp}	Thermal resistance junction to solder point		-	-	15	K/W
R _{th j-a}	Thermal resistance junction to	pcb mounted; minimum footprint pcb mounted; pad area as in fig:2	-	156 70	-	K/W K/W

STATIC CHARACTERISTICS

 T_{mb} = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown volt- age	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = 0.25 \text{ mA}$	600	-	-	V
V _{GS(TO)}	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_{D} = 0.25 \text{ mA}$	2.0	3.0	4.0	V
IDSS	Drain-source leakage current	$V_{DS} = V_{GS}; I_D = 0.25 \text{ mA}$ $V_{DS} = 500 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	1	100	μA
		$V_{PO} = 400 \text{ V}$; $V_{OO} = 0 \text{ V}$; $T_{i} = 125 \text{ °C}$	-	0.1	1.0	mΑ
I _{GSS}	Gate-source leakage current	$V_{GS} = \pm 35 \text{ V}; V_{DS} = 0 \text{ V}$	-	4	100	nA
R _{DS(ON)}	Drain-source on-state resis-	$V_{GS} = 10 \text{ V}; I_D = 1 \text{ A}$	-	-	16.0	Ω
V_{SD}	tance Source-drain diode forward voltage	$I_F = 2 \text{ A} ; V_{GS} = 0 \text{ V}$	-	0.85	1.2	V

DYNAMIC CHARACTERISTICS

 T_{mb} = 25 °C unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	$V_{DS} = 15 \text{ V}; \text{ I}_{D} = 1 \text{ A}$	0.5	0.8	-	S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz$	- -	75 10 5	100 15 10	pF pF pF
$\begin{matrix} Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \end{matrix}$	Total gate charge Gate to source charge Gate to drain (Miller) charge	$V_{GS} = 10 \text{ V}; \text{ I}_{D} = 2 \text{ A}; \text{ V}_{DS} = 400 \text{ V}$	- -	5 .5 3	- -	nC nC nC
t _{d on} t _r t _{d off} t _f	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time		- - -	5 15 15 7	10 20 20 15	ns ns ns ns
t _{rr} Q _{rr}	Source-drain diode Reverse recovery time Source-drain diode Reverse recovery charge	$I_F = 2 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s};$ $V_{GS} = 0 \text{ V}; \text{ V}_R = 100 \text{ V}$	-	150 1.5	-	ns μC

Philips Semiconductors


PowerMOS transistor

Objective specification

PHT1N60R




PRINTED CIRCUIT BOARD



Objective specification

PHT1N60R

MECHANICAL DATA



Notes

- Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
 Refer to surface mounting instructions for SOT223 envelope.
 Epoxy meets UL94 V0 at 1/8".

PowerMOS transistor

DEFINITIONS

Data sheet status				
Objective specification	tive specification This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published late			
Product specification	cation This data sheet contains final product specifications.			
Limiting values				
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				
Where application information is given, it is advisory and does not form part of the specification.				
© Philips Electronics N.V. 1998				
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.				
	d in this document does not form part of any quotation or contract, it is believed to be			

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Objective specification

PHT1N60R