



PI3DBV40

3.3V, Wide Bandwidth, 4-Channel, 2:1 Mux/DeMux Video Switch with Single Enable


Features

- R_{ON} is 4Ω typical
- Low bit-to-bit skew: 200ps
- Low crosstalk: -27dB @ 250MHz
- Low Current Consumption: $20\mu\text{A}$
- Near-Zero propagation delay: 250ps
- Switching speed: 9ns
- Channel On-Capacitance: 9.5pF (typical)
- V_{CC} Operating Range: +3.0V to +3.6V
- ESD>2000V . . . Human Body Model
- >500 MHz bandwidth (or data frequency)
- Packaging (Pb-free & Green available): 48-pin, 240-mil wide plastic TSSOP (A)

Applications

- Routes physical layer signals for high bandwidth digital video

Block Diagram



Description

Pericom Semiconductor's PI3DBV series of logic circuits are produced using the Company's advanced sub-micron CMOS technology, achieving industry leading performance.

The PI3DBV40 is a 8- to 4-channel multiplexer/demultiplexer. Industry leading advantages include a propagation delay of less than 250ps, resulting from its low channel resistance and I/O capacitance. The device multiplexes differential outputs from a video source to one of two corresponding outputs or switches two inputs to a common display. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. It is designed for low bit-to-bit skew, high channel-to-channel noise isolation and is compatible with various standards, such as LVDS and TMDS.

Pin Description

V_{DD}	1	48	0l1
Y_0	2	47	1l1
GND	3	46	GND
Y_1	4	45	0l2
GND	5	44	1l2
V_{DD}	6	43	GND
GND	7	42	2l1
Y_2	8	41	3l1
GND	9	40	GND
Y_3	10	39	2l2
GND	11	38	3l2
V_{DD}	12	37	GND
GND	13	36	V_{DD}
NC	14	35	4l1
Y_4	15	34	5l1
GND	16	33	GND
Y_5	17	32	4l2
GND	18	31	5l2
V_{DD}	19	30	GND
GND	20	29	6l1
Y_6	21	28	7l1
GND	22	27	GND
Y_7	23	26	6l2
SEL	24	25	7l2



PI3DBV40
3.3V, Wide Bandwidth, 4-Channel,
2:1 Mux/DeMux Video Switch with Single Enable

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature.....	-65°C to +150°C
Supply Voltage to Ground Potential.....	-0.5V to +4.0V
DC Input Voltage.....	-0.5V to +5.5V
DC Output Current.....	120mA
Power Dissipation.....	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth Table

Function	SEL
Y_N to Nl_1	L
Y_N to Nl_2	H

DC Electrical Characteristics for Video Switching over Operating Range

($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$)

Parameter	Description	Test Conditions	Min.	Typ. ⁽²⁾	Max.	Units
V_{IH}	Input HIGH Voltage	Guaranteed HIGH level	2	-	-	V
V_{IL}	Input LOW Voltage	Guaranteed LOW level	-0.5	-	0.8	
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Max.}$, $I_{IN} = -18\text{mA}$	-	-0.7	-1.2	
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}$, $V_{IN} = V_{CC}$	-	-	± 5	μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max.}$, $V_{IN} = \text{GND}$	-	-	± 5	
I_{OFF}	Power Down Leakage Current	$V_{CC} = 0\text{V}$, $V_Y = 0\text{V}$, $V_I \leq 3.6$	-	-	± 5	
R_{ON}	Switch On-Resistance ⁽³⁾	$V_{CC} = \text{Min.}$, $1.5\text{V} \leq V_{IN} \leq V_{CC}$, $I_{IN} = -40\text{mA}$	-	4	8	Ω
$R_{FLAT(ON)}$	On-Resistance Flatness ⁽⁴⁾	$V_{CC} = \text{Min.}$, $V_{IN} @ 1.5\text{V}$ and V_{CC} , $I_{IN} = -40\text{mA}$	-	1	-	
ΔR_{ON}	On-Resistance match from center ports to any other port ⁽⁴⁾	$V_{CC} = \text{Min.}$, $1.5\text{V} \leq V_{IN} \leq V_{CC}$, $I_{IN} = -40\text{mA}$	-	0.9	2	



PI3DBV40
3.3V, Wide Bandwidth, 4-Channel,
2:1 Mux/DeMux Video Switch with Single Enable

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ.	Max.	Units
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	3.1	3.6	pF
C_{OFF}	Port I Capacitance, Switch OFF		2.8	6.0	
C_{ON}	Switch Capacitance, Switch ON		9.5 ⁽⁵⁾	10.9	

Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$ ambient and maximum loading.
3. Measured by the voltage drop between A and B pins at indicated current through the switch. On-Resistance is determined by the lower of the voltages on the two (A & B) pins.
4. This parameter is determined by device characterization but is not production tested.
5. Measured on worst case corner pin.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$, $V_{IN} = \text{GND or } V_{CC}$	-	-	800	μA

Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 3.3\text{V}$, $T_A = 25^\circ\text{C}$ ambient and maximum loading.

Dynamic Electrical Characteristics Over the Operating Range ($T_A = -40^\circ$ to $+85^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$, $\text{GND} = 0\text{V}$)

Parameter	Description	Test Conditions	Min.	Typ. ⁽²⁾	Max.	Units
X_{TALK}	Crosstalk	$f = 250\text{MHz}$, See Fig. 2	-	-27	-	dB
O_{IRR}	OFF Isolation	$f = 250\text{MHz}$, See Fig. 3	-	-32	-	
BW	Bandwidth -3dB	See Fig. 1, Fig. 4	-	500	-	MHz


Switching Characteristics

Parameter	Description	Min.	Typ. ⁽²⁾	Max.	Units
t_{PD}	Propagation Delay ^(2,3)	-	0.25		ns
t_{PZH} , t_{PZL}	Line Enable Time - SEL to Y_N , I_N	0.5	-	15	
t_{PHZ} , t_{PLZ}	Line Disable Time - SEL to Y_N , I_N	0.5	-	9	
$t_{SK(o)}$	Output Skew between center port (Y_4 to Y_5) to any other port ⁽²⁾	-	0.1	0.2	
$t_{SK(p)}$	Skew between opposite transitions of the same output ($t_{PHL} - t_{PLH}$) ⁽²⁾	-	0.1	0.2	

Notes:

1. For max. or min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Guaranteed by design.
3. The bus switch contributes no propagational delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

Test Circuit for Electrical Characteristics⁽¹⁾



Notes:

1. C_L = Load capacitance: includes jig and probe capacitance.
2. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator
3. All input impulses are supplied by generators having the following characteristics: $f = 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_R \leq 2.5\text{ns}$, $t_F \leq 2.5\text{ns}$.
4. The outputs are measured one at a time with one transition per measurement.

Switch Positions

Test	Switch
t_{PLZ} , t_{PZL} (output on I-side)	6.0V
t_{PHZ} , t_{PZH} (output on I-side)	GND
Prop Delay	Open

Test Circuit for Dynamic Electrical Characteristics




Figure 1. Bandwidth -3dB Testing




Figure 2. Crosstalk Test Setup




Figure 3. Off Isolation Tests Setup







Figure 4. 3DVB40 -3dB Bandwidth versus CL

Switching Waveforms




Voltage Waveforms Propagation Delay Times



$$t_{SK(o)} = |t_{PLHy} - t_{PLHx}| \text{ or } |t_{PHLy} - t_{PHLx}|$$

Output Skew - t_{SK(o)}

Voltage Waveforms Enable and Disable Times



Pulse Skew - t_{SK(p)}

Applications Information

Logic Inputs

The logic control inputs can be driven up to +3.6V regardless of the supply voltage. For example, given a +3.3V supply, the output enables or select pins may be driven low to 0V and high to 3.6V. Driving IN Rail-to-Rail® minimizes power consumption.

Power-Supply Sequencing

Proper power-supply sequencing is advised for all CMOS devices. It is recommended to always apply V_{CC} before applying signals to the input/output or control pins.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd



The image displays three mechanical drawings of a 48-pin DIP package:

- Top View:** Shows the package with 48 pins (24 on each side). Dimensions include a total width of .488" (12.4 mm) and .496" (12.6 mm), a pin pitch of .0236" (6.0 mm) and .0244" (6.2 mm), and a body width of .236" (6.0 mm) and .244" (6.2 mm). A circular feature is located on the left side.
- Side View:** Shows the package profile. The maximum height is .047" (1.20 mm). The seating plane is indicated. The pin height is .002" (0.05 mm) and .006" (0.15 mm). The pin pitch is .0197" (5.0 mm) and .007" (0.17 mm).
- Detail View:** Shows the pin profile. The pin width is .004" (0.09 mm) and .008" (0.20 mm). The pin height is .045" (1.14 mm) and .018" (0.45 mm). The pin pitch is .075" (1.91 mm) and .030" (0.76 mm). The pin width is .319" (8.1 mm) and .008" (0.20 mm).

Legend: X.XX DENOTES DIMENSIONS IN MILLIMETERS

Ordering Code	Package Code	Package Description
PI3DBV40A	A	48-pin 240 mil wide plastic TSSOP
PI3DBV40AE	A	Pb-free, 48-pin 240 mil wide plastic TSSOP

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/.