


Dc To Converter Controller

The PJ34063 Series is a monolithic control circuit containing the primary functions required for DC to DC converters. These devices consist of an internal duty cycle oscillator with an active current limit circuit, drive and a high current output switch. This series was specifically designed to be incorporated in step-up, step-down and voltage-inverting applications with a minimum number of external components. temperature compensated reference, comparator, controlled

FEATURES


- Operation from 3 to 40V input
- Low standby current
- Current limiting
- Output switch current to 1.5A
- Precision 2% reference
- Output - voltage adjustable
- Frequency of operation from 100Hz to 100KH



ORDERING INFORMATION

Device	Operating temperature	Packagge
PJ34063CD	-20°C ~ +85°C	DIP-8
PJ34063CS		SOP-8

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	40	Vdc
Comparator Input Voltage Range	V _{IR}	-0.3 ~ +40	Vdc
Switch Collector Voltage	V _{C(SW)}	40	Vdc
Switch Emitter Voltage	V _{E(SW)}	40	Vdc
Switch Collector to Emitter Voltage	V _{CE(SW)}	40	Vdc
Driver Collector Voltage	V _{C(drive)}	40	Vdc
Drive Collector Current (Note 1)	I _{C(drive)}	100	mA
Switch Current	I _{sw}	1.5	A
Operating Junction Temperature	T _J	+150	°C
Operating Ambient Temperature Range	T _A	-20 to +85	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS(V_{CC} = 5.0V, T_A = T_{low} to T_{high}, unless otherwise specified)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
----------------	--------	----------------	-----	-----	-----	------

OSCILLATOR

Frequency	fosc	V _{PIN5} =0V, C _T =1.0nF, T _A =25°C	24	33	42	KHz
Charging Current	I _{chg}	V _{CC} =5 to 40V, T _A =25°C	24	35	42	µA
Discharge Current	I _{dischg}	V _{CC} =5 to 40V, T _A =25°C	140	220	260	µA
Discharge To Charge Current Ratio	I _{dischg} /I _{chg}	Pin7 to V _{CC} , T _A =25°C	5.2	6.5	7.5	-
Current Limit Sense Voltage	V _{IPK(sense)}	I _{chg} = I _{dischg} , T _A =25°C	250	300	350	mV

OUTPUT SWITCH(NOTE 2)

Saturation Voltage , Darlington Connection	V _{CE(sat)}	I _{sw} =1.0A, Pins1,8 connected	-	1.0	1.3	V
Saturation Voltage , Darlington Connection	V _{CE(sat)}	I _{sw} =1.0A, R _{PIN8} =82 Ω to V _{cc} , Forced β ≈ 20	-	0.45	0.7	V
DC Current Gain	h _{FE}	I _{sw} =1.0A, V _{CE} = 5.0V, T _A =25°C	50	75	-	-
Collector Off- State Current	I _{C(off)}	V _{CE} = 40V	-	40	100	µA

COMPARATOR

Threshold Voltage	V _{TH}	T _A =25°C	1.23	1.25	1.27	V
Threshold Voltage Line Regulation	Regline	V _{CC} = 3 to 40V		1.4	5.0	mV
Input Bias Current	I _{IB}	V _{IN} =0V		-20	-400	nA

TOTAL DEVICE

Supply Current	I _{CC}	V _{CC} =5 to 40V, C _T =1.0nF, Pin7=V _{cc} , V _{PIN} 5>V _{th} , Pin 2=GND, remaining pins open	-	-	4.0	mA
----------------	-----------------	----------------------------------------------------------------------------------------------------------------------------------------------	---	---	-----	----

Notes : 1. Maximum package power dissipation limits must be observed.

2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

FIGURE 1.OUTPUT SWITCH ON-OFF TIME versus OSCILLATOR TIMING CAPACITOR




FIGURE 2.TIMING CAPACITOR WAVEFORM




FIGURE 3.EMITTER FOLLOWER CONFIGURATION OUTPUT SATURATION VOLTAGE versus Emitter CURRENT




FIGURE 4.COMMON Emitter Configuration OUTPUT SWITCH SATURATION VOLTAGE versus COLLECTOR CURRENT




FIGURE 5.CURRENT LIMIT SENSE VOLTAGE versus TEMPERATURE




FIGURE 6.STANDBY SUPPLY CURRENT versus SUPPLY VOLTAGE




FIGURE 1. STEP-UP CONVERTER






FIGURE 2. EXTERNAL CURRENT BOOST CONNECTIONS FOR I_C PEAK GREATER THAN 1.5A

2a. EXTERNAL NPN SWITCH



2b. EXTERNAL NPN SATURATED SWITCH



Note: R → 0 for constant V_{in}

FIGURE 3. STEP-DOWN CONVERTER





FIGURE 4. EXTERNAL CURRENT BOOST CONNECTIONS FOR IC PEAK GREATER THAN 1.5A

4a. EXTERNAL NPN SWITCH



4b. EXTERNAL NPN SWITCH




FIGURE 5.VOLTAGE INVERTING CONVERTER




FIGURE 6.EXTERNAL CURRENT BOOST CONNECTIONS FOR IC PEAK GREATER THAN 1.5A

6a. EXTERNAL NPN SWITCH

6b. EXTERNAL NPN SATURATED SWITCH





Table : Design Formula

Calculation	Step-Up	Step-Down	Voltage-Inverting
t_{on} t_{off}	$\frac{V_{out} + V_F - V_{in(min)}}{V_{CC(min)} - V_{sat} - V_{out}}$	$\frac{V_{out} + V_F}{V_{CC(min)} - V_{sat} - V_{out}}$	$\frac{ V_{out} + V_F}{V_{CC} + V_{sat}}$
$(t_{on}+t_{off}) \text{ max}$	$\frac{1}{f \text{ min}}$	$\frac{1}{f \text{ min}}$	$\frac{1}{f \text{ min}}$
C_T	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$	$4.0 \times 10^{-5} t_{on}$
$I_{pk(\text{switch})}$	$2I_{out(\text{max})} \left(\frac{t_{on}}{t_{off}} + 1 \right)$	$2I_{out(\text{max})}$	$2I_{out(\text{max})} \left(\frac{t_{on}}{t_{off}} + 1 \right)$
R_{sc}	$0.3/I_{pk(\text{switch})}$	$0.3/I_{pk(\text{switch})}$	$0.3/I_{pk(\text{switch})}$
$L \text{ (min)}$	$\left(\frac{V_{in(\text{min})} - V_{sat}}{I_{pk(\text{switch})}} \right) \cdot t_{on(\text{max})}$	$\left(\frac{V_{in(\text{min})} - V_{sat} - V_{out}}{I_{pk(\text{switch})}} \right) \cdot t_{on(\text{max})}$	$\left(\frac{V_{in(\text{min})} - V_{sat}}{I_{pk(\text{switch})}} \right) \cdot t_{on(\text{max})}$
C_o	$\left(\frac{I_{out(\text{on})}}{V_{ripple(pp)}} \right)$	$\left(\frac{I_{pk(\text{switch})}(t_{on} + t_{off})}{8V_{ripple(pp)}} \right)$	$\left(\frac{I_{out(\text{on})}}{V_{ripple(pp)}} \right)$

TERMS AND DEFINITIONS


- ◆ V_{sat} = Saturation Voltage of the output switch.
- ◆ V_F = Forward Voltage drop of the rectifier.

The following power supply characteristics must be chosen:

- ◆ V_{in} = Normal input voltage
- ◆ V_{out} : Desired Output voltage, $|V_{out}| = 1.25 \left(1 + \frac{R_2}{R_1} \right)$
- ◆ I_{out} : Desired output current.
- ◆ f_{min} : Minimum desired output switching frequency at the selected values for V_{in} and I_o .
- ◆ $V_{ripple(p-p)}$: Desired peak-to-peak output ripple voltage. in practice, the calculated capaitor value will need to be increased due to its equivalent series resistance and board layout.


The ripple voltage should be kept to a low value since it will directly affect the line and load regulation.

DIP-8



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.07	9.32	0.357	0.367
B	6.22	6.48	0.245	0.255
C	3.18	4.43	0.125	0.135
D	0.35	0.55	0.019	0.020
G	2.54BSC		0.10BSC	
J	0.29	0.31	0.011	0.012
K	3.25	3.35	0.128	0.132
L	7.75	8.00	0.305	0.315
M	-	10°	-	10°

SOP-8



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27BSC		0.05BSC	
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019