

CMOS programmable multi-function PLD

(42 × 105 × 12)

PLC42VA12

DESCRIPTION

The new PLC42VA12 CMOS PLD from Philips Semiconductors exhibits a unique combination of the two architectural concepts that revolutionized the PLD marketplace.

The Philips Semiconductors unique Output Macro Cell (OMC) embodies all the advantages and none of the disadvantages associated with the "V" type Output Macro Cell devices. This new design, combined with added functionality of two programmable arrays, represents a significant advancement in the configurability and efficiency of multi-function PLDs.

The most significant improvement in the Output Macro Cell structure is the implementation of the register bypass function. Any of the 10 J-K/D registers can be individually bypassed, thus creating a combinatorial I/O path from the AND array to the output pin. Unlike other "V" type devices, the register in the PLC42VA12 Macro Cell remains fully functional as a buried register. Both the combinatorial I/O and buried register have separate input paths (from the AND array). In most V-type architectures, the register is lost as a resource when the cell is configured as a combinatorial I/O. This feature provides the capability to operate the buried register independently from the combinatorial I/O.

The PLC42VA12 is an EPROM-based CMOS device. Designs can be generated using Philips Semiconductors SNAP PLD design software packages or one of several other commercially available JEDEC standard PLD design software packages.


FEATURES

- High-speed EPROM-based CMOS Multi-Function PLD
 - Super set of 22V10, 32VX10 and 20RA10 PAL® ICs
- Two fully programmable arrays eliminate "P-term Depletion"
 - Up to 64 P-terms per OR function
- Improved Output Macro Cell Structure
 - Individually programmable as:
 - * Registered Output with feedback
 - * Registered Input
 - * Combinatorial I/O with Buried Register
 - * Dedicated I/O with feedback
 - * Dedicated Input (combinatorial)
 - Bypassed Registers are 100% functional with separate input and feedback paths
 - Individual Output Enable control functions
 - * From pin or AND array
- Reprogrammable – 100% tested for programmability
- Eleven clock sources
- Register Preload and Diagnostic Test Mode Features
- Security fuse

APPLICATIONS

- Mealy or Moore State Machines
 - Synchronous
 - Asynchronous
- Multiple, independent State Machines
- 10-bit ripple cascade
- Sequence recognition
- Bus Protocol generation
- Industrial control
- A/D Scanning

PIN CONFIGURATIONS




ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
24-Pin Ceramic Dual In-Line with window, Reprogrammable (300mil-wide)	PLC42VA12FA	1478A
24-Pin Plastic Dual In-Line, One Time Programmable (300mil-wide)	PLC42VA12N	0410D
28-Pin Plastic Leaded Chip Carrier, One Time Programmable (450mil-wide)	PLC42VA12A	0401F

CMOS programmable multi-function PLD
(42 × 105 × 12)

PLC42VA12

LOGIC DIAGRAM




PLC42VA12

CMOS programmable multi-function PLD
(42 × 105 × 12)

PLC42VA12

FUNCTIONAL DIAGRAM



CMOS programmable multi-function PLD
(42 × 105 × 12)

PLC42VA12

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V _{CC}	Supply voltage	−0.5 to +7	V _{DC}
V _{IN}	Input voltage	−0.5 to V _{CC} +0.5	V _{DC}
V _{OUT}	Output voltage	−0.5 to V _{CC} +0.5	V _{DC}
I _{IN}	Input currents	−10 to +10	mA
I _{OUT}	Output currents	+24	mA
T _{amb}	Operating temperature range	0 to +75	°C
T _{stg}	Storage temperature range	−65 to +150	°C


NOTE:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.


THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

AC TEST CONDITIONS



VOLTAGE WAVEFORMS



CMOS programmable multi-function PLD (42 × 105 × 12)

PLC42VA12

DC ELECTRICAL CHARACTERISTICS

0°C ≤ T_{amb} ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITION	LIMITS			UNIT
			MIN	TYP ¹	MAX	
Input voltage ²						
V _{IL}	Low	V _{CC} = MIN	−0.3		0.8	V
V _{IH}	High	V _{CC} = MAX	2.0		V _{CC} + 0.3	V
Output voltage ²						
V _{OL}	Low	V _{CC} = MIN; I _{OL} = 16mA		0.3	0.5	V
V _{OH}	High	V _{CC} = MIN; I _{OH} = −3.2mA	2.4	4.3		V
Input current						
I _{IL}	Low	V _{IN} = GND		−1	−10	μA
I _{IH}	High	V _{IN} = V _{CC}		+1	10	μA
Output current						
I _{O(OFF)}	Hi-Z state	V _{OUT} = V _{CC} V _{OUT} = GND		1 −1	10 −10	μA μA
I _{OS}	Short-circuit ^{3,7}	V _{OUT} = GND			−130	mA
I _{CC1}	V _{CC} supply current (Active) ⁴	I _{OUT} = 0mA, f = 15MHz ⁶ , V _{CC} = MAX		90	120	mA
I _{CC2}	V _{CC} supply current (Active) ⁵	I _{OUT} = 0mA, f = 15MHz ⁶ , V _{CC} = MAX		70	100	mA
Capacitance						
C _I	Input	V _{CC} = 5V; V _{IN} = 2.0V		12		pF
C _B	I/O	V _B = 2.0V		15		pF

NOTES:

- All typical values are at V_{CC} = 5V, T_{amb} = +25°C.
- All voltage values are with respect to network ground terminal.
- Duration of short-circuit should not exceed one second. Test one at a time.
- Tested with V_{IL} = 0.45V, V_{IH} = 2.4V.
- Tested with V_{IL} = 0V, V_{IH} = V_{CC}.
- Refer to Figure 1, ΔI_{CC} vs Frequency (worst case). (Referenced from 15MHz)
The I_{CC} increases by 1.5mA per MHz for the frequency range of 16MHz up to 25MHz.
The I_{CC} remains at a worst case for the frequency range of 26MHz up to 37MHz.
The I_{CC} decreases by 1.0mA per MHz for the frequency range of 14MHz down to 1MHz.
The worst case I_{CC} is calculated as follows:
 - All dedicated inputs are switching.
 - All OMCs are configured as JK flip-flops in the toggle mode. . . all are toggling.
 - All 12 outputs are disabled.
 - The number of product terms connected does not impact the I_{CC}.
- Refer to Figure 2 for Δt_{PD} vs output capacitance loading.




Figure 1. ΔI_{CC} vs Frequency
(Worst Case) (Referenced from 15MHz)




Figure 2. Δt_{PD} vs Output
Capacitance Loading (Typical)

CMOS programmable multi-function PLD

(42 × 105 × 12)

PLC42VA12

AC ELECTRICAL CHARACTERISTICS

0°C ≤ T_{amb} ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V; R₁ = 238Ω, R₂ = 170Ω

SYMBOL	PARAMETER	FROM	TO	TEST ² CONDITION (C _L (pF))	PLC42VA12			UNIT
					MIN	TYP ¹	MAX	
Set-up Time								
t _{IS1}	Input; dedicated clock	(I, B, M) +/–	CK+	50	23	16		ns
t _{IS2}	Input; P-term clock	(I, B, M) +/–	(I, B, M) +/–	50	20	13		ns
t _{IS3} ³	Preload; dedicated clock	(M) +/–	CK+	50	10	3.5		ns
t _{IS4} ³	Preload; P-term clock	(M) +/–	(I, B, M) +/–	50	2	–1.0		ns
t _{IS5} ³	Input through complement array; dedicated clock	(I, B, M) +/–	CK+	50	50	34		ns
t _{IS6} ³	Input through complement array; P-term clock	(I, B, M) +/–	(I, B, M) +/–	50	40	30		ns
Propagation Delay								
t _{PD1}	Propagation Delay	(I, B, M) +/–	(I, B, M) +/–	50		20	35	ns
t _{PD2}	Propagation Delay with complement array (2 passes)	(I, B,) +/–	(I, B, M) +/–	50		36	55	ns
t _{CKO1}	Clock to Output; Dedicated clock	CK+	(M) +/–	50		13	17	ns
t _{CKO2}	Clock to output; P-term clock	(I, B, M) +/–	(M) +/–	50		18	27	ns
t _{RP1}	Registered operating period; Dedicated clock (t _{IS1} + t _{CKO1})	(I, B, M) +/–	(M) +/–	50		29	40	ns
t _{RP2}	Registered operating period; P-term clock (t _{IS2} + t _{CKO2})	(I, B, M) +/–	(M) +/–	50		31	47	ns
t _{RP3} ³	Register preload operating period; Dedicated clock (t _{IS3} + t _{CKO1})	(M) +/–	(M) +/–	50		16.5	27	ns
t _{RP4} ³	Register preload operating period; P-term clock (t _{IS4} + t _{CKO2})	(M) +/–	(M) +/–	50		17	29	ns
t _{RP5} ³	Registered operating period with comple- ment array; dedicated clock (t _{IS5} + t _{CKO1})	(I, B, M) +/–	(M) +/–	50		47	67	ns
t _{RP6} ³	Registered operating period with complement array; P-term clock (t _{IS6} + t _{CKO2})	(I, B, M) +/–	(M) +/–	50		48	67	ns
t _{OE1}	Output Enable; from /OE pin ⁴	/OE –	(M) +/–	50		10	20	ns
t _{OE2}	Output Enable; from P-term ⁴	(I, B, M) +/–	(B, M) +/–	50		12.5	25	ns
t _{OD1}	Output Disable; from /OE pin ⁴	/OE +	Outputs dis- abled	5		10	20	ns
t _{OD2}	Output Disable; from P-term ⁴	(I, B, M) +/–	Outputs dis- abled	5		14.5	25	ns
t _{PRO} ³	Preset to Output	(I, B, M) +/–	(M) +/–	50		25	35	ns
t _{PPR} ³	Power-on Reset (Mn = 1)	V _{CC} +	(M) +/–	50			15	ns
Hold Time								
t _{IH1}	Input (Dedicated clock)	CK+	(I, B, M) +/–	50	0	–13		ns
t _{IH2}	Input (P-term clock)	(I, B, M) +/–	(I, B, M) +/–	50	5	–7.5		ns
t _{IH3} ³	Input; from Mn (Dedicated clock)	CK+	(M) +/–	50	5	–1.5		ns
t _{IH4} ³	Input; from Mn (P-term clock)	(I, B, M) +/–	(M) +/–	50	10	3.5		ns
Pulse Width								
t _{CKH1}	Clock High; Dedicated clock	CK+	CK–	50	10	5		ns
t _{CKL1}	Clock Low; Dedicated clock	CK–	CK+	50	10	5		ns
t _{CKH2}	Clock High; P-term clock	CK+	CK–	50	15	7		ns
t _{CKL2}	Clock Low; P-term clock	CK–	CK+	50	15	7		ns
t _{PRH} ³	Width of preset/reset input pulse	(I, B, M) +/–	(I, B, M) +/–	50	30	7		ns

Notes on page 80.

CMOS programmable multi-function PLD
(42 × 105 × 12)

PLC42VA12

AC ELECTRICAL CHARACTERISTICS (Continued)


0°C ≤ T_{amb} ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V; R₁ = 238Ω, R₂ = 170Ω

SYMBOL	PARAMETER	FROM	TO	TEST ² CONDITION (C _L (pF))	PLC42VA12			UNIT
					MIN	TYP ¹	MAX	
Frequency of Operation								
f _{CK1}	Dedicated clock frequency	C+	C+	50	50	100		MHz
f _{CK2}	P-term clock frequency	C+	C+	50	33	71.4		MHz
f _{MAX1}	Registered operating frequency; Dedicated clock (t _{IS1} + t _{CKO1})	(I, B, M) +/-	(M) +/-	50	25	34.5		MHz
f _{MAX2}	Registered operating frequency; P-term clock (t _{IS2} + t _{CKO2})	(I, B, M) +/-	(M) +/-	50	21.3	32.3		MHz
f _{MAX3} ³	Register preload operating frequency; Dedicated clock (t _{IS3} + t _{CKO1})	(M) +/-	(M) +/-	50	37	60.6		MHz
f _{MAX4} ³	Register preload operating frequency; P-term clock (t _{IS4} + t _{CKO2})	(M) +/-	(M) +/-	50	34.5	58.8		MHz
f _{MAX5} ³	Registered operating frequency with complement array; Dedicated clock (t _{IS5} + t _{CKO1})	(I, B, M) +/-	(M) +/-	50	14.9	21.3		MHz
f _{MAX6} ³	Registered operating frequency with complement array; P-term clock (t _{IS6} + t _{CKO2})	(I, B, M) +/-	(M) +/-	50	14.9	20.8		MHz


NOTES:

1. All typical values are at V_{CC} = 5V, T_{amb} = +25°C. These limits are not tested/guaranteed.
2. Refer also to AC Test Conditions (Test Load Circuit).
3. These limits are not tested, but are characterized periodically and are guaranteed by design.
4. For 3-State output; output enable times are tested with C_L = 50pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_T = (V_{OH} - 0.5V) with S₁ open, and Low-to-High impedance tests are made to the V_T = (V_{OL} + 0.5V) level with S₁ closed.

BLOCK DIAGRAM



PLC42VA12




The output of each buried register can also be configured as inverting or non-inverting via the input buffer which feeds back to the AND array.

CMOS programmable multi-function PLD
(42 × 105 × 12)

PLC42VA12

OUTPUT MACRO CELL PROGRAMMABLE OPTIONS



OMC Programmable Options


For purposes of programming, the Output Macro Cell should be considered to be partitioned into five separate blocks. As shown in the drawing titled "Output Macro Cell Programmable Options", the programmable blocks are: Register Select Options, Polarity Options, Clock Options, OMC Configuration Options and Output Enable Control Options.

There is one programmable location associated with each block except the Output Enable Control block which has two programmable fuse locations per OMC.

The following drawings detail the options associated with each programmable block. The associated programming codes are also included. The table titled "Output Macro Cell Configurations" (page 87) lists all the possible combinations of the five programmable options.

ARCHITECTURAL OPTIONS

REGISTER SELECT OPTIONS



Register Select Options

Each OMC Register can be configured either as a dedicated D-type or a J-K flip-flop. The Flip-Flop Control term, F_C, provides the option to control each Register dynamically—switching from D-type to J-K type, based on the F_C control signal.


Register Preset and Reset are controlled from the AND array. Each OMC has an individual Reset Control term (RM_n). The Register Preset function is controlled in two banks of 4 for OMCs M1 – M3 and M4 – M8 (via the control terms PA and PB). OMCs M0 and M9 have individual control terms (PM0 and PM9 respectively).

CMOS programmable multi-function PLD


(42 × 105 × 12)

PLC42VA12

REGISTER SELECT OPTIONS (Continued)



POLARITY OPTIONS (for Combinatorial I/O Configurations Only¹)




Polarity Options

When an OMC is configured as a Combinatorial I/O with Buried Register, the polarity of the combinatorial path can be programmed as Active-High or Active-Low. A configurable EX-OR gate provides polarity control.

If an OMC is configured as a Registered Output, /Q is propagated to the output pin. Note that either Q or /Q can be fedback to the AND array by manipulating the feedback logic equations. (TRUE or COMPLEMENT).

CLOCK OPTIONS



Clock Options

In the unprogrammed state, all Output Macro Cell clock sources are connected to the External Clock pin (I_O/CLK pin 1). Each OMC can be individually programmed such that its P-term Clock (CK_n) is enabled, thus disabling it from the External Clock and providing event-driven clocking capability.



This feature supports multiple state machines, clocked at several different rates, all on one chip, or the ability to collect large amounts of random logic, including 10 separately clocked flip-flops.

CMOS programmable multi-function PLD

(42 × 105 × 12)

PLC42VA12

OUTPUT MACRO CELL CONFIGURATION OPTIONS



OMC Configuration Options

Each OMC can be configured as a Registered Output with feedback, a Registered Input or a Combinatorial I/O with Buried Register. Dedicated Input and dedicated I/O configurations are also possible.

When the Combinatorial I/O option is selected, (the Register Bypass option), the Buried Register remains 100% functional, with its own inputs from the AND array and a separate feedback path. This unique feature is ideal for designing any type of state machine; synchronous Mealy-types that require both Buried and Output Registers, or asynchronous Mealy-types that require buried registers and combinatorial output functions. Both synchronous and asynchronous Moore-type state machines can also be easily accommodated with the flexible OMC structure.

Note that an OMC can be configured as either a Combinatorial I/O (with Buried Register) or a Registered Output with feedback and it can still be used as a Registered Input. By disabling the outputs via any OE control function, the M pin can be used as an input. When the Load Control P-term is asserted HIGH, the register is preloaded from the M pin(s). When the L_C P-term is Active-Low and the output is enabled, the OMC will again function as configured (either a combinatorial I/O or a registered output with feedback). This feature is suited for synchronizing input signals prior to commencing a state sequence.


Notes on page 87.

CMOS programmable multi-function PLD

(42 × 105 × 12)

PLC42VA12


OUTPUT CONTROL OPTIONS




Output Enable Control Options

Similar to the Clock Options, the Output Enable Control for each OMC can be connected either to an external source (I9/OE, pin 13) or controlled from the AND array (P-terms DM_n). Each Output can also be permanently enabled.

Output Enable control for the two bi-directional I/O (B pins 10 and 11) is from the AND array only (P-terms DB0 and DB1 respectively).



COMPLEMENT ARRAY DETAIL



CMOS programmable multi-function PLD

(42 × 105 × 12)

PLC42VA12

LOGIC PROGRAMMING

The PLC42VA12 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP design software package. ABEL™ and CUPL™ design software packages also support the PLC42VA12 architecture.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.

PLC42VA12 logic designs can also be generated using the program table entry format, which is detailed on the following pages. This program table entry format is supported by SNAP only.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below. Symbols for OMC

configuration have been previously defined in the Architectural Options section.

PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-party Programmer/Software Support*) of this data handbook for additional information.

LOGIC IMPLEMENTATION

“AND” ARRAY – (I), (B), (Qp)

STATE	CODE
INACTIVE ¹	O

STATE	CODE
I, B, Q	H

STATE	CODE
$\bar{I}, \bar{B}, \bar{Q}$	L

STATE	CODE
DON'T CARE	–

“COMPLEMENT” ARRAY – (C)

ACTION	CODE
INACTIVE ^{1, 3}	O

ACTION	CODE
GENERATE	A

ACTION	CODE
PROPAGATE	•

ACTION	CODE
TRANSPARENT	–

“OR” ARRAY – (J-K Type)

ACTION	CODE
TOGGLE	O

ACTION	CODE
SET	H

ACTION	CODE
RESET	L

ACTION	CODE
HOLD	–

“OR” ARRAY

T _n STATUS	CODE
ACTIVE ¹	A

T _n STATUS	CODE
INACTIVE	•

“OR” ARRAY – (D-Type)

T _n STATUS	CODE
ACTIVE (SET)	A

T _n STATUS	CODE
INACTIVE (RESET)	•

Notes on page 87.

ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.

CMOS programmable multi-function PLD (42 × 105 × 12)

PLC42VA12

LOGIC IMPLEMENTATION (Continued)

OUTPUT MACRO CELL CONFIGURATIONS

OUTPUT MACRO CELL CONFIGURATION	PROGRAMMING CODES			
	REGISTER SELECT FUSE	OMC CONFIGURATION FUSE	POLARITY FUSE	CLOCK FUSE
Combinatorial I/O with Buried D-type register				
External clock source	A	•	H or L	A
P-term clock source	A	•	H or L	•
Combinatorial I/O with Buried J-K type register				
External clock source	•	•	H or L	A
P-term clock source	•	•	H or L	•
Registered Output (D-type) with feedback				
External clock source	A	A	N/A	A
P-term clock source	A	A	N/A	•
Registered Output (J-K type) with feedback				
External clock source	•	A	N/A	A
P-term clock source	•	A	N/A	•
Registered Input (Clocked Preload) with feedback				
External clock source	A	A or • ⁵	Optional ⁵	A
P-term clock source	A	A or • ⁵	Optional ⁵	•

OUTPUT ENABLE CONTROL ⁸ CONFIGURATION	OUTPUT CONTROL FUSES		CONTROL SIGNAL
	OE CONTROL FUSE	En FUSES	
OMC controlled by /OE pin Output Enabled Output Disabled	A	A	Low High
OMC controlled by P-term Output Enabled Output Disabled	•	A or 0	High Low
Output always Enabled	A	0	Not Applicable


NOTES:

- This is the initial (unprogrammed) state of the device.
- Any gate will be unconditionally inhibited if both the TRUE and COMPLEMENT fuses are left intact.
- To prevent oscillations, this state is not allowed for Complement Array fuse pairs that are coupled to active product terms.
- The OMC Configuration fuse must be programmed as Combinatorial I/O in order to make use of the Polarity Option.
- Regardless of the programmed state of the OMC Configuration fuse, an OMC can be used as a Registered Input. Note that the Load Control P-term must be asserted Active-High.
- Output must be disabled.
- Program code definitions:
 - A = Active (unprogrammed fuse)
 - 0, • = Inactive (programmed fuse)
 - = Don't Care (both TRUE and COMPLEMENT fuses unprogrammed)
 - H = Active-High connection
 - L = Active-Low connection
- OE control for B0 and B1 (Pins 10 and 11) is from the AND array only.

CMOS programmable multi-function PLD (42 × 105 × 12)

PLC42VA12

TIMING DIAGRAMS



TIMING DEFINITIONS


SYMBOL	PARAMETER
f_{CK1}	Clock Frequency; External Clock
f_{CK2}	Clock Frequency; P-term Clock
t_{CKH1}	Width of Input Clock Pulse; External Clock
t_{CKH2}	Width of Input Clock Pulse; P-term Clock
t_{CKL1}	Interval between Clock pulses; External Clock
t_{CKL2}	Interval between Clock Pulses; P-term Clock
t_{CKO1}	Delay between the Positive Transition of External Clock and when M Outputs become valid.
t_{CKO2}	Delay between the Positive Transition of P-term Clock and when M Outputs become valid.
t_{RP1}	Delay between beginning of Valid Input and when the M outputs become Valid when using External Clock.
t_{RP2}	Delay between beginning of Valid Input and when the M outputs become Valid when using P-term Clock.
t_{RP3}	Delay between beginning of Valid Input and when the M outputs become Valid when using Preload Inputs (from M pins) and External Clock.
t_{RP4}	Delay between beginning of Valid Input and when the M outputs become valid when using Preload inputs (from M pins) and P-term Clock.
t_{RP5}	Delay between beginning of Valid Input and when the M outputs become Valid when using Complement Array and External clock.
t_{RP6}	Delay between beginning of Valid Input and when the M outputs become Valid when using Complement Array and P-term Clock.
f_{MAX1}	Minimum guaranteed Operating Frequency; Dedicated Clock
f_{MAX2}	Minimum guaranteed Operating Frequency; P-term Clock
f_{MAX3}	Minimum guaranteed Operating Frequency using Preload; Dedicated Clock (M pin to M pin)
f_{MAX4}	Minimum guaranteed Operating Frequency using Preload; P-term Clock (M pin to M pin)
f_{MAX5}	Minimum guaranteed Operating Frequency using Complement Array; Dedicated Clock
f_{MAX6}	Minimum Operating Frequency using Complement Array; P-term Clock
t_{IH1}	Required delay between positive transition of External Clock and end of valid input data.

CMOS programmable multi-function PLD

(42 × 105 × 12)

PLC42VA12

TIMING DIAGRAMS (Continued)




TIMING DEFINITIONS (Continued)

SYMBOL	PARAMETER
t_{IH2}	Required delay between positive transition of P-term Clock and end of valid input data.
t_{IH3}	Required delay between positive transition of External Clock and end of valid input data when using Preload Inputs (from M pins).
t_{IH4}	Required delay between positive transition of P-term Clock and end of valid input data when using Preload Inputs (from M pins).
t_{IS1}	Required delay between beginning of valid input and positive transition of External Clock.
t_{IS2}	Required delay between beginning of valid input and positive transition of P-term Clock input.
t_{IS3}	Required delay between beginning of valid Preload input (from M pins) and positive transition of External Clock.
t_{IS4}	Required delay between beginning of valid Preload input (from M pins) and positive transition of P-term Clock input.
t_{IS5}	Required delay between beginning of valid input through Complement Array and positive transition of External Clock.
t_{IS6}	Required delay between beginning of valid input through Complement Array and positive transition of P-term Clock input.
t_{OE1}	Delay between beginning of Output Enable signal (Low) from /OE pin and when Outputs become valid.
t_{OE2}	Delay between beginning of Output Enable signal (High or Low) from OE P-term and when Outputs become valid.
t_{OD1}	Delay between beginning of Output Enable signal (HIGH) from /OE pin and when Outputs become disabled.
t_{OD2}	Delay between beginning of Output Enable signal (High or Low) from OE P-term and when Outputs become disabled.
t_{PD}	Delay between beginning of valid input and when the Outputs become valid (Combinatorial Path).
t_{PRH}	Width of Preset/Reset Pulse.
t_{PRO}	Delay between beginning of valid Preset/Reset Input and when the registered Outputs become Preset ("1") or Reset ("0").
t_{PPR}	Delay between V_{CC} (after power-up) and when flip-flops become Reset to "0". Note: Signal at Output (M pin) will be inverted.

CMOS programmable multi-function PLD (42 × 105 × 12)

PLC42VA12

LOGIC FUNCTION



NOTE:

Similar logic functions are applicable for D mode flip-flops.

FLIP-FLOP TRUTH TABLE

OE	L _n	CK _n	P _n	R _n	J	K	Q	M
H								Hi-Z
L	X	X	X	X	X	X	L	H
L	X	X	H	L	X	X	H	L
L	X	X	L	H	X	X	L	H
L	L	↑	L	L	L	L	Q	\bar{Q}
L	L	↑	L	L	L	H	L	H
L	L	↑	L	L	H	L	H	L
L	L	↑	L	L	H	H	\bar{Q}	Q
H	H	↑	L	L	L	H	L	H*
H	H	↑	L	L	H	L	H	L*
+10V	X	↑	X	X	L	H	L	H**
	X	↑	X	X	H	L	H	L**

NOTES:

- Positive Logic:
 $J-K = T_0 + T_1 + T_2 + \dots + T_{31}$
 $T_n = C \cdot (I_0 \cdot I_1 \cdot I_2 \dots) \cdot (Q_0 \cdot Q_1 \dots)$
(B0 · B1...)
- ↑ denotes transition for Low to High level.
- X = Don't care
- * = Forced at M_n pin for loading the J-K flip-flop in the Input mode. The load control term, L_n must be enabled (HIGH) and the p-terms that are connected to the associated flip-flop must be forced LOW (disabled) during Preload.
- At P = R = H, Q = H. The final state of Q depends on which is released first.
- ** = Forced at F_n pin to load J/K flip-flop (Diagnostic mode).

PLC42VA12 UNPROGRAMMED STATE

A factory shipped unprogrammed device is configured such that all cells are in a conductive state.

The following are:

ACTIVE:

- OR array logic terms
- Output Macro Cells M1 – M8;
 - D-type registered outputs (D = 0)
- External clock path
- Inputs: B0, B1, M0, M9

INACTIVE:

- AND array logic and control terms (except flip-flop mode control term, F_C)
- Bidirectional I/O (B0, B1);
 - Inputs are active. Outputs are 3-States via the OE P-terms, D0 and D1.
 - D-type registers (D = 0).
- Output Macro Cells M0 and M9;
 - Bidirectional I/O, 3-States via the OE P-terms, DM0 and DM9. The inputs are active.
- P-term clocks
- Complement Array
- J-K Flip-Flop mode

PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-party Programmer/Software Support*) in this data handbook for additional information.

ERASURE CHARACTERISTICS (For Quartz Window Packages Only)

The erasure characteristics of the PLC42VA12 devices are such that erasure begins to occur upon exposure to light with wavelength shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 – 4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase a typical PLC42VA12 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the PLC42VA12 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the PLC42VA12 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15Wsec/cm². The erasure time with this dosage is approximately 30 to 35 minutes using an ultraviolet lamp with a 12,000μW/cm² power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a CMOS EPLD can be exposed to without damage is 7258Wsec/cm² (1 week @ 12000μW/cm²). Exposure of these CMOS EPLDs to high intensity UV light for longer periods may cause permanent damage.

The maximum number of guaranteed erase/write cycles is 50. Data retentions exceeds 20 years.

CMOS programmable multi-function PLD (42 × 105 × 12)	PLC42VA12
---	-----------

PROGRAM TABLE

CMOS programmable multi-function PLD

(42 × 105 × 12)

PLC42VA12

SNAP RESOURCE SUMMARY DESIGNATIONS

