


Low Phase Noise VCXO (24MHz to 50MHz)

FEATURES

- Low phase noise VCXO output for the 24MHz to 50MHz range (-130 dBc at 10kHz offset).
- CMOS output.
- 12 to 25MHz crystal input.
- Integrated variable capacitors.
- Selectable High Drive (30mA) or Standard Drive (10mA) output.
- Wide pull range (+/- 250 ppm typ.).
- Low jitter (RMS): 3ps period (1 sigma).
- 3.3V operation.
- Available in 8-Pin SOIC.

PIN CONFIGURATION




DESCRIPTION

The PLL502-02 is a low cost, high performance, low phase noise VCXO, providing less than -130dBc at 10kHz offset in the 24MHz to 50MHz operating range. The very low jitter (3 ps RMS period jitter) makes this chip ideal for applications requiring voltage controlled frequency sources. Input crystal can range from 12 to 25MHz (fundamental resonant mode).

OUTPUT RANGE

MULTIPLIER	FREQUENCY RANGE	OUTPUT BUFFER
x2	24 - 50MHz	CMOS

BLOCK DIAGRAM



Low Phase Noise VCXO (24MHz to 50MHz)
PIN DESCRIPTIONS

Name	Number	Type	Description
XOUT	1	I	Crystal output. See Crystal Specifications on page 3.
N/C	2,7	-	Not connected.
VCON	3	I	Voltage Control input.
GND	4	P	Ground.
CLK	5	O	Output clock.
VDD	6	P	+3.3V power supply.
XIN	8	I	Crystal input. See Crystal Specifications on page 3.

ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage	V_{DD}		4.6	V
Input Voltage, dc	V_I	-0.5	$V_{DD}+0.5$	V
Output Voltage, dc	V_O	-0.5	$V_{DD}+0.5$	V
Storage Temperature	T_S	-65	150	°C
Ambient Operating Temperature*	T_A	-40	85	°C
Junction Temperature	T_J		125	°C
Lead Temperature (soldering, 10s)			260	°C
ESD Protection, Human Body Model			2	kV

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

* **Note:** Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.

2. DC Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded Outputs	I_{DD}	$F_{XIN} = 12 - 25\text{MHz}$ Output load of 10pF		16	20	mA
Operating Voltage	V_{DD}		2.97		3.63	V
Output drive current (High Drive)	I_{OH}	$V_{OH} = V_{DD}-0.4\text{V}$, $V_{DD}=3.3\text{V}$	30			mA
	I_{OL}	$V_{OL} = 0.4\text{V}$, $V_{DD} = 3.3\text{V}$	30			mA
Output drive current (Standard Drive)	I_{OH}	$V_{OH} = V_{DD}-0.4\text{V}$, $V_{DD}=3.3\text{V}$	10			mA
	I_{OL}	$V_{OL} = 0.4\text{V}$, $V_{DD} = 3.3\text{V}$	10			mA
Short Circuit Current				±50		mA
VCXO Control Voltage	VCON		0		3.3	V

Low Phase Noise VCXO (24MHz to 50MHz)

3. AC Electrical Specifications

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Crystal Frequency			12		25	MHz
Output Clock Rise/Fall Time (Standard Drive)		0.3V ~ 3.0V with 15 pF load		2.4		ns
Output Clock Rise/Fall Time (High Drive)		0.3V ~ 3.0V with 15 pF load		1.2		
Output Clock Duty Cycle		Measured @ 50% V _{DD}	45	50	55	%

4. Voltage Control Crystal Oscillator

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
VCXO Stabilization Time *	T _{VCXOSTB}	From power valid			10	ms
VCXO Tuning Range		F _{XIN} = 12 – 25MHz; XTAL C ₀ /C ₁ < 250 0V ≤ VCON ≤ 3.3V		500		ppm
CLK output pullability		VCON=1.65V, ±1.65V	±200			ppm
VCXO Tuning Characteristic				165		ppm/V
Pull range linearity					10	%
VCON pin input impedance			2000			kΩ
VCON modulation BW		0V ≤ VCON ≤ 3.3V, -3dB	25			kHz

Note: Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits.

5. Jitter and Phase Noise Specification

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
RMS Period Jitter (1 sigma – 1000 samples)	at 44MHz, with capacitive decoupling between VDD and GND.		3		ps
Phase Noise relative to carrier	44MHz @100Hz offset		-100		dBc/Hz
Phase Noise relative to carrier	44MHz @1kHz offset		-123		dBc/Hz
Phase Noise relative to carrier	44MHz @10kHz offset		-130		dBc/Hz
Phase Noise relative to carrier	44MHz @100kHz offset		-125		dBc/Hz
Phase Noise relative to carrier	44MHz @1MHz offset		-125		dBc/Hz

6. Crystal Specifications


PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS
Crystal Resonator Frequency	F _{XIN}	12		25	MHz
Crystal Loading Capacitance Rating	C _{L (xtal)}		9.5		pF
C ₀ /C ₁				250	-
ESR	R _S			30	Ω

Note: Crystal Loading rating: 9.5pF is the loading the crystal sees from the VCXO chip at VCON = 1.65V. It is assumed that the crystal will be at nominal frequency at this load. If the crystal requires more load to be at nominal frequency, the additional load must be added externally. This however may reduce the pull range.

Low Phase Noise VCXO (24MHz to 50MHz)

PACKAGE INFORMATION

8 PIN SOIC (in mm)		
Symbol	Min.	Max.
A	1.47	1.73
A1	0.10	0.25
B	0.33	0.51
C	0.19	0.25
D	4.80	4.95
E	3.80	4.00
H	5.80	6.20
L	0.38	1.27
e	1.27 BSC	




ORDERING INFORMATION

For part ordering, please contact our Sales Department:

47745 Fremont Blvd., Fremont, CA 94538, USA
 Tel: (510) 492-0990 Fax: (510) 492-0991

PART NUMBER

The order number for this device is a combination of the following:
 Device number, Package type and Operating temperature range



Order Number	Marking	Package Option
PLL502-02SC	P502-02SC	8-Pin SOIC (Tube)
PLL502-02SC -R	P502-02SC	8-Pin SOIC (Tape and Reel)
PLL502-02HSC	P502-02HSC	8-Pin SOIC (Tube)
PLL502-02HSC -R	P502-02HSC	8-Pin SOIC (Tape and Reel)

PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.