

8 Link CES/DBCES AAL1 SAR

FEATURES

- Supports eight structured/unstructured T1, E1 links or one unstructured DS3, E3 or STS-1/STM-0 link over an AAL1 CBR ATM network.
- Compliant with ATM Forum's CES (AF-VTOA-0078), and ITU-T I.363.1.
- Supports up to 256 VCs.
- Supports n x 64 (consecutive channels) and m x 64 (non-consecutive channels) structured data format with channel associated signaling (CAS) support.
- Internal E1/T1 clock synthesizers provided for each line which can be controlled via internal synchronous residual time stamp (SRTS) or an internal programmable weighted moving average adaptive clocking algorithm in unstructured mode. Clock synthesizers can also be controlled externally to provide customization of SRTS or adaptive clocking methods.
- Provides transparent transmission of CCS and CAS and termination of CAS signaling.
- Compliant with ATM Forum's Dynamic Bandwidth Circuit Emulation Service

(DBCES) AF-VTOA-0085. Supports idle channel detection via processor intervention, CAS signaling, or data pattern detection. Provides idle channel indication on a per channel basis.

- Supports AAL0 mode, selectable on a per VC basis.
- Provides transmit and receive buffers which can be used for OAM cells as well as any other user-generated cells such as AAL5 cells for ATM signaling.

LINE INTERFACE

- Supports the following flexible line interfaces:
 - Eight individual T1 or E1 lines.
 - Two H-MVIP lines at 8 MHz.
 - One unstructured DS3, E3 or STS-1/STM-0 line.
- Provides lineside loopback support on a per channel basis.

UTOPIA INTERFACE


- Supports 52 MHz, 8/16-bit Level 2, Multi-Phy Mode (MPHY) with parity, 8/16-bit Level 1, SPHY and 8-bit Level 1, ATM Master modes.

- Provides an optional 8/16-bit Any-PHY™ slave interface.
- Provides a three cell FIFO for UTOPIA loopback support on a per VC basis or a global basis.

TRANSMIT SECTION

- Provides individually enabled per-VC data and signaling conditioning in the transmit cell direction and per DS0 data and signaling conditioning in the transmit line direction. Includes DS3 AIS conditioning support in both directions.
- Provides per-VC configuration of time slots allocated, CAS support, partial cell size, data and signaling conditioning, ATM Cell header definition.
- Generates AAL1 sequence numbers, pointers and SRTS values in accordance with ITU-T I.363.1. Multicast connections are supported.
- Provides a patented frame based calendar queue service algorithm with anti-clumping add-queue mechanism that produces minimal CDV. In unstructured mode, uses non-frame based scheduling to optimize CDV.

BLOCK DIAGRAM



8 Link CES/DBCES AAL1 SAR

- Queues are added by making entries into an add queue FIFO to minimize queue activation overhead.

RECEIVE SECTION

- Provides per-VC configuration of time slots allocated, partial cell size, sequence number processing options, cell delay variation tolerance buffer depth, maximum buffer depth.
- Supports Fast Sequence Number processing and Robust Sequence Number processing.

GENERAL

- Provides a microprocessor interface for configuration, management, and statistics gathering.


- Provides single maskable, open-collector interrupt with master interrupt register to facilitate processing for AAL1, RAM and UTOPIA exceptions.
- Provides multiple counters in the Cell Transmit and Receive directions as required by the ATM Forum's CES-IS 2.0 MIB.
- Provides a seamless interface to an external 128K x 16 (18) (10 ns) Synchronous SRAM or ZBT RAM.
- Low-power 2.5V CMOS with 3.3V, 5V tolerant I/O.
- 324-pin plastic ball grid array (PBGA) package.
- Pin compatible with PM73124 AAL1gator-4.

APPLICATIONS

- Integrated Access Device.
- DACS with an ATM Interface.
- ATM Multiservice Switch CES Port Cards.
- ATM Optical Networking Unit (ONU), ATM Passive Optical Network (APON).

TYPICAL APPLICATIONS

INTEGRATED ACCESS DEVICE



ATM OPTICAL NETWORK UNIT (ONU)

