PMC-Sierra,Inc.

PM7324 S/UNI-ATLAS

SATURN User Network Interface ATM Layer Solution

FEATURES

- Monolithic single chip device which handles bi-directional ATM Layer functions including VPI/VCI address translation, cell appending, policing (ingress only), cell counting and OAM requirements for 65536 VCs (virtual connections).
- Instantaneous bi-directional transfer rate of 800 Mbit/s supports a bidirectional cell transfer rate of 1.42x106 cells/s.
- Ingress input interface supports an 8 or 16 bit PHY interface using direct addressing for up to 4 PHY devices (Utopia Level 1) and Multi-PHY addressing for up to 32 PHY devices (Utopia Level 2).
- Ingress output interface supports an 8 or 16 bit SCI-PHY (52 - 64 byte cell) interface (Utopia Level 1) to a switch fabric.
- Egress input and output interfaces support an 8 or 16 bit SCI-PHY (52 -64 byte cell) interface using direct addressing for up to 4 PHY devices (Utopia Level 1) and Multi-PHY addressing for up to 32 PHY devices (Utopia Level 2).
- Compatible with a wide range of switching fabrics and traffic management architectures.
- Ingress functionality includes a highly flexible search engine that covers the entire PHYID/VPI/VCI address range, dual leaky bucket policing, per-VC cell counts, OAM-FM and OAM-PM processing.
- Egress functionality includes direct address lookup, per-VC cell counts, OAM-FM and OAM-PM processing. Per-PHY output buffering scheme resolves the head-of-line blocking issue.
- Includes a FIFO buffered 16-bit microprocessor bus interface for cell insertion and extraction, deterministic VC Table access, status monitoring and configuration of the device.
- Supports DMA access for cell extraction.

TU 1371, ATM Forum TM4.0

POLICING

df.dzsc.com

 The UTOPIA and external SRAM interfaces are 52 MHz max.

- compliant, per-VC programmable dual leaky bucket policing with a programmable action (tag, discard, or count only) for each bucket, each with 3 programmable 16 bit non-compliant cell counts.
- Per-PHY single leaky bucket policing with a programmable action (tag, discard, or count only)
- Guaranteed Frame Rate (GFR)
 Policing with Minimum Cell Rate
 Frame Tagging.

OAM

- ITU-I.610 compliant OAM on both Ingress and Egress directions.
- Complete Fault Management (AIS, RDI, CC) processing, for VP/VC, Segment/End-to-end flows on all VC's.
- Complete Performance Monitoring processing, for VP/VC, Segment/Endto-end, Forward/Backward flows, on 256 Bi-directional VC's.

CELL COUNTING

• Per-VC counts include CLP0 cells, CLP1 cells, policing violations.

- Per-PHY counts include CLP0 cells, CLP1 cells, OAM cells, errored OAM cells, unassigned/invalid cells and policing violations.
- Per-device counts include total cells received/transmitted, and physical layer cells.

PACKAGING

- Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes.
- Implemented in low power, 0.35 micron, 3.3 Volt CMOS technology with 5 Volt tolerant and microprocessor interface, 3.3V UTOPIA and external synchronous SRAM interfaces.
- Packaged in 432 pin ball grid array (BGA) package.

APPLICATIONS

- WAN ATM Core and Edge Switches
- ATM Enterprise and Workgroup Switches
- Access Switches/Multiplexers


BLOCK DIAGRAM To External Synchronous SRAM ISA[19:0] ISRWB SCI-PHY Level1 Interface ISYSCLK SCI-PHY Level1/ Level2 Interface (Master) (Slave) RDAT[15:0] ODAT[15:0] Ingress Output Cell Ingress RPRTY Ingress Cell OPRTY Search RRDENB[1] Engine OSOC RCA[1] **OFCLK** Ingress Input Cell RADDR[4:3]/RCA[3:2] OCA RAVALID/RCA[4] ORDENB Ingress Interface ADDR[2:0]/RRDENB[4:2] OTSEN Egress Backward PHY RSOC Interface Statistics Cell ollection IDAT[15:0] RFCLK Interface **RPOLL IPRTY IFCLK** TDAT[15:0] Egress ISOC Earess TPRTY Egress Cell Output Cell Interface Input Cell ICA[1] TWRENBI1 IWRENB[1] nterface TCA[1] IAVALID/ICA[4] TADDR[4:3]/TCA[3:2] IADDR[4:3]/ICA[3:2] TAVALID/TCA[4] IADDR[2:0]/IWRENB[4:2] JTAG TADDR[2:0]/TWRENB[4:2] Ingress Egress IPOLL Microprocesso Cell Interface Microprocesso Cell Interface TSOC SCI-PHY Level1/ TFCLK Microprocessor Interface TPOLL SCI-PHY Level1/ ESP[3:0] ESYSCLK Level2 Interface (Master)

To External Synchronous SRAM

SATURN User Network Interface ATM Layer Solution

TYPICAL APPLICATIONS

S/UNI-ATLAS OC-12 PORT CARD APPLICATION



S/UNI-ATLAS QUAD OC-3 PORT CARD APPLICATION

