MITSUBISHI SEMICONDUCTOR <Dual-In-Line Package Intelligent Power Module>

PS21204

TRANSFER-MOLD TYPE
INSULATED TYPE

PS21204

INTEGRATED POWER FUNCTIONS

600V/15A low-loss 3rd generation IGBT inverter bridge for 3 phase DC-to-AC power conversion (Fig. 2)

Application Motor Ratings : Power : 0.75kW, sinusoidal, PWM
Frequency=5kHz
100% load current : 5.0A (rms)*
150% load current : 7.5A (rms)*,
1 minute.

*(Note) : The motor current is assumed to be sinusoidal and the peak current value is defined as : Io $\times \sqrt{2}$

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS

- For upper-leg IGBTs : Drive circuit, High voltage isolated high-speed level shifting, Control circuit under-voltage (UV) protection.
  Note : Bootstrap supply scheme can be applied (Fig. 2).
- For lower-leg IGBTs : Drive circuit, Control curcuit under-voltage protection (UV), Short circuit protection (SC). (Fig. 3)
- Fault signaling : Corresponding to a SC fault (Low-side IGBT) or a UV fault (Low-side supply).
- Input interface : 5V line CMOS/TTL compatible, Schmitt Trigger receiver circuit.

APPLICATION

AC100V~200V three-phase inverter drive for small power (0.75 kW) motor control.

Fig. 1 PACKAGE OUTLINES

TERMINALS CODE

1. U$_P$	4. V$_{UFS}$	7. V$_{VFB}$	10. V$_{P1}$	13. V$_{WFS}$
2. V$_{P1}$	5. V$_P$	8. V$_{VFS}$	11. V$_{PC}$	14. V$_{N1}$
3. V$_{UFB}$	6. V$_{P1}$	9. W$_P$	12. V$_{WFB}$	15. V$_{NC}$

16. CIN	19. U$_N$	22. P	25. W
17. CFO	20. V$_N$	23. U	26. N
18. Fo	21. W$_N$	24. V	

MITSUBISHI ELECTRIC

Fig. 2 INTERNAL FUNCTIONS BLOCK DIAGRAM (TYPICAL APPLICATION EXAMPLE)

C3 : Tight tolerance, temp-compensated electrolytic type
(Note : The capacitance value depends on the PWM control scheme used in the applied system).
C4 : 0.22~2µF R-category ceramic capacitor for noise filtering.

High-side input (PWM) (5V line) Note 1,2)

Input signal coditioning | Input signal coditioning | Input signal coditioning

Level shifter | Level shifter | Level shifter

Protection circuit (UV) | Protection circuit (UV) | Protection circuit (UV)

Drive circuit | Drive circuit | Drive circuit

Bootstrap circuit
For detailed description of the boot-strap circuit construction, please contact Mitsubishi Electric
(Note 6)

DIP-IPM

Inrush current limiter circuit

AC line input

P

H-side IGBTs

U
V
W

M

AC line output

Fig. 3

N1

N

V NC

CIN

L-side IGBTs

Z : ZNR (Surge absorber)
C : AC filter (Ceramic capacitor 2.2~6.5nF)
(Note : Additionally, an appropriate line-to line surge absorber circuit may become necessary depending on the application environment).

Drive circuit

Input signal conditioning | Fo logic | Protection circuit | Control supply Under-Voltage protection

Low-side input (PWM) (5V line)   (Note 1, 2)
Fo CFO
Fault output (5V line) (Note 3, 5)

V NC   V D
(15V line)

Note1: To prevent the input signals oscillation, an RC coupling at each input is recommended. (see also Fig. 7)
   2: By virtue of integrating an application specific type HVIC inside the module, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible. (see also Fig. 7)
   3: This output is open collector type. The signal line should be pulled up to the positive side of the 5V power supply with approximately 5.1kΩ resistance. (see also Fig. 7)
   4: The wiring between the power DC link capacitor and the P/N1 terminals should be as short as possible to protect the DIP-IPM against catastrophic high surge voltages. For extra precaution, a small film type snubber capacitor (0.1~0.22µF, high voltage type) is recommended to be mounted close to these P and N1 DC power input pins.
   5: Fo output pulse width should be decided by putting external capacitor between CFO and V NC terminals. (Example : CFO=22nF → t FO=1.8ms (Typ.))
   6: High voltage diodes (600V or more) should be used in the bootstrap circuit.

Fig. 3 EXTERNAL PART OF THE DIP-IPM PROTECTION CIRCUIT

DIP-IPM

Drive circuit

P

H-side IGBTs

U
V
W

L-side IGBTs

External protection circuit

Shunt Resistor

N1

A   N

V NC

CIN

B

Drive circuit

Protection circuit

C

Short Circuit Protective Function (SC) :
SC protection is achieved by sensing the L-side DC-Bus current (through the external shunt resistor) after allowing a suitable filtering time (defined by the RC circuit). When the sensed shunt voltage exceeds the SC trip-level, all the L-side IGBTs are turned OFF and a fault signal (Fo) is output. Since the SC fault may be repetitive, it is recommended to stop the system when the Fo signal is received and check the fault.

I_C (A)

SC Protection Trip Level

Collector current waveform

0

2

t_w (µs)

Note1: In the recommended external protection circuit, please select the RC time constant in the range 1.5~2.0µs.
   2: To prevent erroneous protection operation, the wiring of A, B, C should be as short as possible.

MITSUBISHI ELECTRIC

PS21204

TRANSFER-MOLD TYPE
INSULATED TYPE

MAXIMUM RATINGS (T_j = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
V_{CC}	Supply voltage	Applied between P-N	450	V
$V_{CC(surge)}$	Supply voltage (surge)	Applied between P-N	500	V
V_{CES}	Collector-emitter voltage		600	V
±I_C	Each IGBT collector current	T_C = 25°C	15	A
±I_{CP}	Each IGBT collector current (peak)	T_C = 25°C, instantaneous value (pulse)	30	A
P_C	Collector dissipation	T_C = 25°C, per 1 chip	43	W
T_j	Junction temperature	(Note 1)	−20~+150	°C

Note 1 : The maximum junction temperature rating of the power chips integrated within the DIP-IPM is 150°C (@ T_C ≤ 100°C) however, to insure safe operation of the DIP-IPM, the average junction temperature should be limited to $T_{j(ave)}$ ≤ 125°C (@ T_C ≤ 100°C).

CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Ratings	Unit
V_D	Control supply voltage	Applied between V_{P1}-V_{PC}, V_{N1}-V_{NC}	20	V
V_{DB}	Control supply voltage	Applied between V_{UFB}-V_{UFS}, V_{VFB}-V_{VFS}, V_{WFB}-V_{WFS}	20	V
V_{CIN}	Input voltage	Applied between U_P, V_P, W_P-V_{PC}, U_N, V_N, W_N-V_{NC}	−0.5~+5.5	V
V_{FO}	Fault output supply voltage	Applied between F_O-V_{NC}	−0.5~V_D+0.5	V
I_{FO}	Fault output current	Sink current at F_O terminal	15	mA
V_{SC}	Current sensing input voltage	Applied between CIN-V_{NC}	−0.5~V_D+0.5	V

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
$V_{CC(PROT)}$	Self protection supply voltage limit (short circuit protection capability)	V_D = V_{DB} = 13.5~16.5V, Inverter part T_j = 125°C, non-repetitive, less than 2 µs	400	V
T_C	Module case operation temperature	(Note 2)	−20~+100	°C
T_{stg}	Storage temperature		−40~+125	°C
V_{iso}	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	1500	V_{rms}

Note 2 : T_C MEASUREMENT POINT

MITSUBISHI ELECTRIC

PS21204

TRANSFER-MOLD TYPE
INSULATED TYPE

THERMAL RESISTANCE

Symbol	Parameter	Condition	Limits Min.	Limits Typ.	Limits Max.	Unit
$R_{th(j-c)Q}$	Junction to case thermal resistance	Inverter IGBT part (per 1/6 module)	—	—	2.85	°C/W
$R_{th(j-c)F}$		Inverter FWDi part (per 1/6 module)	—	—	4.5	
$R_{th(c-f)}$	Contact thermal resistance	Case to fin, (per 1 module) thermal grease applied	—	—	0.067	

ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted)
INVERTER PART

Symbol	Parameter	Condition		Limits Min.	Limits Typ.	Limits Max.	Unit
$V_{CE(sat)}$	Collector-emitter saturation voltage	$V_D = V_{DB}$ = 15V	I_C = 15A, T_j = 25°C	—	1.8	—	V
		V_{CIN} = 0V	I_C = 15A, T_j = 125°C	—	2.0	—	
V_{EC}	FWDi forward voltage	T_j = 25°C, $-I_C$ = 15A, V_{CIN} = 5V		—	2.2	—	V
t_{on}	Switching times	V_{CC} = 300V, $V_D = V_{DB}$ = 15V		—	0.7	—	μs
t_{rr}		I_C = 15A, T_j = 125°C, V_{CIN} = 5V → 0V		—	0.1	—	
$t_{c(on)}$		Inductive load (upper-lower arm)		—	0.4	—	
t_{off}		**Note**: t_{on}, t_{off} include delay time of the internal control		—	1.9	—	
$t_{c(off)}$		circuit		—	0.9	—	
I_{CES}	Collector-emitter cut-off current	$V_{CE} = V_{CES}$	T_j = 25°C	—	—	1.0	mA
			T_j = 125°C	—	—	10	

CONTROL (PROTECTION) PART

Symbol	Parameter	Condition		Limits Min.	Limits Typ.	Limits Max.	Unit
V_D	Control supply voltage	Applied between V_{P1}-V_{PC}, V_{N1}-V_{NC}		13.5	15.0	16.5	V
V_{DB}	Control supply voltage	Applied between V_{UFB}-V_{UFS}, V_{VFB}-V_{VFS}, V_{WFB}-V_{WFS}		13.5	15.0	16.5	V
I_D	Circuit current	$V_D = V_{DB}$= 15V, input = OFF	V_{P1}-V_{PC}, V_{N1}-V_{NC}	—	4.25	8.50	mA
			V_{UFB}-V_{UFS}, V_{VFB}-V_{VFS}, V_{WFB}-V_{WFS}	—	0.50	1.00	mA
		$V_D = V_{DB}$= 15V, input = ON	V_{P1}-V_{PC}, V_{N1}-V_{NC}	—	4.95	9.70	mA
			V_{UFB}-V_{UFS}, V_{VFB}-V_{VFS}, V_{WFB}-V_{WFS}	—	0.50	1.00	mA
V_{FOH}	Fault output voltage	V_{SC} = 0V, F_O circuit : 10kΩ to 5V pull-up		4.9	—	—	V
V_{FOL}		V_{SC} = 1V, F_O circuit : 10kΩ to 5V pull-up		—	1.0	2.0	V
V_{FOsat}		V_{SC} = 1V, I_{FO} = 15mA		0.8	1.2	1.8	V
f_{PWM}	PWM input frequency	T_C ≤ 100°C, T_j ≤ 125°C		—	5.0	—	kHz
t_{dead}	Allowable deadtime	Relates to corresponding input signal for blocking arm shoot-through. −20°C ≤ T_C ≤ 100°C		3.0	—	—	μs
$V_{SC(ref)}$	Short circuit trip level	T_j = 25°C, V_D = 15°C (Note 2)		0.45	0.5	0.55	V
UV_{DBt}	Supply circuit under-voltage protection	T_j ≤ 125°C	Trip level	10.0	—	12.0	V
UV_{DBr}			Reset level	10.5	—	12.5	V
UV_{Dt}			Trip level	10.3	—	12.5	V
UV_{Dr}			Reset level	10.8	—	13.0	V
t_{FO}	Fault output pulse width (Note 3)	C_{FO} = 22nF (connected between C_{FO}–V_{NC})		1.0	1.8	—	ms
$V_{th(on)}$	ON threshold voltage	H-side	Applied between:	0.8	1.4	2.0	V
$V_{th(off)}$	OFF threshold voltage		U_P, V_P, W_P-V_{PC}	2.5	3.0	4.0	
$V_{th(on)}$	ON threshold voltage	L-side	Applied between:	0.8	1.4	2.0	V
$V_{th(off)}$	OFF threshold voltage		U_N, V_N, W_N-V_{NC}	2.5	3.0	4.0	

Note 2 : Short circuit protection is functioning only at the low-arms. Please select the value of the external shunt resistor such that the SC trip-level is less than 25.5 A.

3 : Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulse-width t_{FO} depends on the capacitance value of C_{FO} according to the following approximate equation : $C_{FO} = 12.2 \times 10^{-6} \times t_{FO}$ [F].

MITSUBISHI ELECTRIC

PS21204

TRANSFER-MOLD TYPE
INSULATED TYPE

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Condition		Min.	Typ.	Max.	Unit
			Limits			
Mounting torque	Mounting screw : M4	Recommended 12kg·cm	10	—	15	kg·cm
		Recommended 1.18N·m	0.98	—	1.47	N·m
Weight			—	54	—	g

RECOMMENDED OPERATION CONDITIONS

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
			Limits			
V_{CC}	Supply voltage	Applied between P-N	0	300	400	V
V_D	Control supply voltage	Applied between V_{P1}-V_{PC}, V_{N1}-V_{NC}	13.5	15.0	16.5	V
V_{DB}	Control supply voltage	Applied between V_{UFB}-V_{UFS}, V_{VFB}-V_{VFS}, V_{WFB}-V_{WFS}	13.5	15.0	16.5	V
ΔV_D, ΔV_{DB}	Control supply variation		−1	—	1.0	V/µs
t_{dead}	Arm shoot-through blocking time	For each input signal	3	—	—	µs
f_{PWM}	PWM input frequency	$T_C \leq 100°C$, $T_j \leq 125°C$	—	5	—	kHz
$V_{CIN(ON)}$	Input ON threshold voltage	Applied between U_P, V_P, W_P-V_{PC}	0~0.65			V
$V_{CIN(OFF)}$	Input OFF threshold voltage	Applied between U_N, V_N, W_N-V_{NC}	4.0~5.5			V

### Fig. 4 THE DIP-IPM INTERNAL CIRCUIT

MITSUBISHI ELECTRIC

Fig. 5 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS

[A] Short-Circuit Protection (Lower-arms only)

(For the external shunt resistance and CR connection, please refer to Fig. 3.)
a1. Normal operation : IGBT ON and carrying current.
a2. Short circuit current detection (SC trigger).
a3. Hard IGBT gate interrupt.
a4. IGBT turns OFF.
a5. F_O timer operation starts : The pulse width of the F_O signal is set by the external capacitor C_{FO}.
a6. Input "H" : IGBT OFF state.
a7. Input "L" : IGBT ON state, but during the F_O active signal the IGBT doesn't turn ON.
a8. IGBT OFF state.

Note : The CR time constant safe guards against erroneous SC fault signals resulting from di/dt generated voltages when the IGBT turns ON.
The optimum setting for the CR circuit time constant is 1.5~2.0μs.

[B] Under-Voltage Protection (N-side, UV_D)

a1. Normal operation : IGBT ON and carrying current.
a2. Under voltage trip (UV_{Dt}).
a3. IGBT OFF inspite of control input condition.
a4. F_O timer operation starts : The pulse width of the F_O signal is set by the external capacitor C_{FO}.
a5. Under voltage reset (UV_{Dr}).
a6. Normal operation : IGBT ON and carrying current.

[C] Under-Voltage Protection (P-side, UVDB)

a1. Control supply voltage rises : After the voltage level reachs UV$_{DBr}$, the circuits start to operate when the next input is applied.
a2. Normal operation : IGBT ON and carrying current.
a3. Under voltage trip (UV$_{DBt}$).
a4. IGBT OFF inspite of control input condition, but there is no F$_O$ signal output.
a5. Under-voltage reset (UV$_{DBr}$).
a6. Normal operation : IGBT ON and carrying current.

## Fig. 7 RECOMMENDED CPU I/O INTERFACE CIRCUIT

Note : RC coupling at each input (parts shown dotted) may change depending on the
PWM control scheme used in the application and on the wiring impedances of
the application's printed circuit board.

MITSUBISHI ELECTRIC

Fig. 8 TYPICAL DIP-IPM APPLICATION CIRCUIT EXAMPLE

Note 1 : To prevent the input signals oscillation, an RC coupling at each input is recommended, and the wiring of each input should be as short as possible. (Less than 2cm)

2 : By virtue of integrating an application specific type HVIC inside the module, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible.

3 : Fo output is open collector type. This signal line should be pulled up to the positive side of the 5V power supply with approximately 5.1kΩ resistance.

4 : Fo output pulse width should be decided by connecting an external capacitor between CFO and V_{NC} terminals (C_{FO}). (Example : C_{FO} = 22 nF → t_{FO} = 1.8 ms (typ.))

5 : Each input signal line should be pulled up to the 5V power supply with approximately 4.7kΩ resistance (other RC coupling circuits at each input may be needed depending on the PWM control scheme used and on the wiring impedances of the system's printed circuit board). Approximately a 0.22~2μF by-pass capacitor should be used across each power supply connection terminals.

6 : To prevent errors of the protection function, the wiring of A, B, C should be as short as possible.

7 : In the recommended protection circuit, please select the R_1C_5 time constant in the range 1.5~2μs.

8 : Each capacitor should be put as nearby the pins of the DIP-IPM as possible.

9 : To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 pins should be as short as possible. Approximately a 0.1~0.22μF snubber capacitor between the P&N1 pins is recommended.

MITSUBISHI ELECTRIC