

Silicon MAX

PSMN006-20K

TrenchMOS™ ultra low level FET

Rev. 01 — 30 May 2002

Product data

1. Description

SiliconMAX™ products use the latest Philips TrenchMOS™ technology to achieve the lowest possible on-state resistance in a SOT96-1 (SO8) package.

Product availability:

PSMN006-20K in SOT96-1 (SO8).

2. Features



- Very low on-state resistance
- Very low threshold
- TrenchMOS™ technology.

3. Applications

- DC to DC converter
- Computer motherboards
- Switch mode power supplies.

4. Pinning information

Table 1: Pinning - SOT96-1, simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1,2,3	source (s)		
4	gate (g)	 Top view MBK167	
5,6,7,8	drain (d)		

SOT96-1 (SO8)



PHILIPS

5. Quick reference data

Table 2: Quick reference data


Symbol	Parameter	Conditions	Typ	Max	Unit
V_{DS}	drain-source voltage (DC)	$25^{\circ}\text{C} \leq T_j \leq 150^{\circ}\text{C}$	-	20	V
I_D	drain current (DC)	$T_{sp} = 25^{\circ}\text{C}; V_{GS} = 4.5\text{ V}$	-	32	A
P_{tot}	total power dissipation	$T_{sp} = 25^{\circ}\text{C}$	-	8.3	W
T_j	junction temperature		-	150	$^{\circ}\text{C}$
R_{DSon}	drain-source on-state resistance	$V_{GS} = 4.5\text{ V}; I_D = 5\text{ A}; T_j = 25^{\circ}\text{C}$	4.2	5	$\text{m}\Omega$
		$V_{GS} = 2.5\text{ V}; I_D = 5\text{ A}; T_j = 25^{\circ}\text{C}$	4.8	5.7	$\text{m}\Omega$
		$V_{GS} = 1.8\text{ V}; I_D = 5\text{ A}; T_j = 25^{\circ}\text{C}$	5.7	8.2	$\text{m}\Omega$

6. Limiting values

Table 3: Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage (DC)	$25^{\circ}\text{C} \leq T_j \leq 150^{\circ}\text{C}$	-	20	V
I_D	drain current (DC)	$T_{sp} = 25^{\circ}\text{C}; V_{GS} = 4.5\text{ V};$ Figure 2 and 3	-	32	A
V_{GS}	gate-source voltage		-	± 10	V
I_{DM}	peak drain current	$T_{sp} = 25^{\circ}\text{C};$ pulsed; $t_p \leq 10\text{ }\mu\text{s};$ Figure 3	-	60	A
P_{tot}	total power dissipation	$T_{sp} = 25^{\circ}\text{C};$ Figure 1	-	8.3	W
T_{stg}	storage temperature		-	150	$^{\circ}\text{C}$
T_j	operating junction temperature		-55	+150	$^{\circ}\text{C}$
Source-drain diode					
I_S	source (diode forward) current (DC)	$T_{sp} = 25^{\circ}\text{C}$	-	7.5	A
I_{SM}	peak source (diode forward) current	$T_{sp} = 25^{\circ}\text{C};$ pulsed; $t_p \leq 10\text{ }\mu\text{s}$	-	30	A




$$P_{der} = \frac{P_{tot}}{P_{tot}(25^{\circ}C)} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of solder point temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of solder point temperature.



T_{sp} = 25 °C; I_{DM} is single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

7. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point	mounted on a metal clad board; Figure 4	-	-	15	K/W

7.1 Transient thermal impedance









Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration.

8. Characteristics

Table 5: Characteristics $T_j = 25^\circ\text{C}$ unless otherwise specified


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(\text{BR})\text{DSS}}$	drain-source breakdown voltage	$I_D = 250 \mu\text{A}; V_{GS} = 0 \text{ V}$	20	-	-	V
$V_{GS(\text{th})}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$; Figure 9	0.4	0.7	-	V
		$T_j = 25^\circ\text{C}$	0.15	-	-	V
I_{DSS}	drain-source leakage current	$V_{DS} = 20 \text{ V}; V_{GS} = 0 \text{ V}$	-	0.05	1	μA
		$T_j = 25^\circ\text{C}$	-	-	0.5	mA
		$T_j = 150^\circ\text{C}$	-	-	-	
I_{GSS}	gate-source leakage current	$V_{GS} = \pm 8 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{DS\text{on}}$	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 5 \text{ A}$; Figure 7 and 8	-	4.2	5	$\text{m}\Omega$
		$V_{GS} = 2.5 \text{ V}; I_D = 5 \text{ A}$; Figure 7 and 8	-	4.8	5.7	$\text{m}\Omega$
		$V_{GS} = 1.8 \text{ V}; I_D = 5 \text{ A}$; Figure 8	-	5.7	8.2	$\text{m}\Omega$
Dynamic characteristics						
g_{fs}	forward transconductance	$V_{DS} = 15 \text{ V}; I_D = 10 \text{ A}$	-	25	-	S
$Q_{g(\text{tot})}$	total gate charge	$I_D = 30 \text{ A}; V_{DD} = 10 \text{ V}; V_{GS} = 2.5 \text{ V}$; Figure 13	-	32	-	nC
Q_{gs}	gate-source charge		-	10	-	nC
Q_{gd}	gate-drain (Miller) charge		-	13.2	-	nC
C_{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 20 \text{ V}; f = 1 \text{ MHz}$; Figure 11	-	4350	-	pF
C_{oss}	output capacitance		-	825	-	pF
C_{rss}	reverse transfer capacitance		-	550	-	pF
$t_{d(\text{on})}$	turn-on delay time	$V_{DD} = 10 \text{ V}; R_L = 10 \Omega; V_{GS} = 4.5 \text{ V}; R_G = 6 \Omega$	-	65	-	ns
t_r	rise time		-	32	-	ns
$t_{d(\text{off})}$	turn-off delay time		-	190	-	ns
t_f	fall time		-	90	-	ns
Source-drain diode						
V_{SD}	source-drain (diode forward) voltage	$I_S = 3 \text{ A}; V_{GS} = 0 \text{ V}$; Figure 12	-	0.75	1.3	V
t_{rr}	reverse recovery time	$I_S = 10 \text{ A}; dI_S/dt = -70 \text{ A}/\mu\text{s}$; $V_{GS} = 0 \text{ V}$	-	47	-	ns
Q_r	recovery charge		-	17	-	nC

 $T_j = 25^\circ\text{C}$  $T_j = 25^\circ\text{C}$ and 150°C ; $V_{DS} > I_D \times R_{DSon}$  $T_j = 25^\circ\text{C}$ 




$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




$T_j = 25 \text{ } ^{\circ}\text{C}; V_{DS} = 5 \text{ V}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




$V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$

Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.



$T_j = 25^\circ\text{C}$ and 150°C ; $V_{GS} = 0\text{ V}$

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.




$I_D = 30\text{ A}; V_{DD} = 10\text{ V}$

Fig 13. Gate-source voltage as a function of gate charge; typical values.

9. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75 0.10	0.25 1.25	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069 0.004	0.010 0.049	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03	MS-012				97-05-22- 99-12-27

Fig 14. SOT96-1 (SO8).

10. Revision history

Table 6: Revision history

Rev	Date	CPCN	Description
01	20020530	-	Product data (9397 750 09631)

11. Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definition
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

12. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

13. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

14. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.
SiliconMAX — is a trademark of Koninklijke Philips Electronics N.V.

Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

9397 750 09631

© Koninklijke Philips Electronics N.V. 2002. All rights reserved.

Contents

1	Description	1
2	Features	1
3	Applications	1
4	Pinning information	1
5	Quick reference data	2
6	Limiting values	2
7	Thermal characteristics	4
7.1	Transient thermal impedance	4
8	Characteristics	5
9	Package outline	9
10	Revision history	10
11	Data sheet status	11
12	Definitions	11
13	Disclaimers	11
14	Trademarks	11

© Koninklijke Philips Electronics N.V. 2002.

Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 30 May 2002

Document order number: 9397 750 09631



PHILIPS

Let's make things better.