

# DATA SHEET

# **PZ3064**64 macrocell CPLD

Product specification

1997 Mar 05

IC27 Data Handbook





# 64 macrocell CPLD

PZ3064

#### **FEATURES**

- Industry's first TotalCMOS™ PLD both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed
- High speed pin-to-pin delays of 10ns
- Ultra-low static power of less than 50μA
- Dynamic power that is 70% lower at 50MHz than competing devices
- 100% routable with 100% utilization while all pins and all macrocells are fixed
- Deterministic timing model that is extremely simple to use
- 4 clocks with programmable polarity at every macrocell
- Support for complex asynchronous clocking
- Innovative XPLA™ architecture combines high speed with extreme flexibility
- 1000 erase/program cycles guaranteed
- 20 years data retention guaranteed
- Logic expandable to 37 product terms
- PCI compliant
- Advanced 0.5μ E<sup>2</sup>CMOS process
- Security bit prevents unauthorized access
- Design entry and verification using industry standard and Philips CAE tools
- Reprogrammable using industry standard device programmers
- Innovative Control Term structure provides either sum terms or product terms in each logic block for:
  - Programmable 3-State buffer
  - Asynchronous macrocell register preset/reset
- Programmable global 3-State pin facilitates 'bed of nails' testing without using logic resources
- Available in PLCC, TQFP, and PQFP packages
- Available in both Commercial and Industrial grades

Table 1. PZ3064 Features

	PZ3064
Usable gates	2000
Maximum inputs	68
Maximum I/Os	64
Number of macrocells	64
Propagation delay (ns)	10
Packages	44-pin PLCC, 44-pin TQFP, 68-pin PLCC, 84-pin PLCC, 100-pin PQFP

#### DESCRIPTION

The PZ3064 CPLD (Complex Programmable Logic Device) is the second in a family of Fast Zero Power (FZP™) CPLDs from Philips Semiconductors. These devices combine high speed and zero power in a 64 macrocell CPLD. With the FZP™ design technique, the PZ3064 offers true pin-to-pin speeds of 10ns, while simultaneously delivering power that is less than 50µA at standby without the need for 'turbo bits' or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD - 70% lower at 50MHz. These devices are the first TotalCMOS™ PLDs, as they use both a CMOS process technology and the patented full CMOS FZP™ design technique. For 5V applications, Philips also offers the high speed PZ5064 CPLD that offers these features in a full 5V implementation.

The Philips FZP™ CPLDs introduce the new patent-pending XPLA™ (eXtended Programmable Logic Array) architecture. The XPLA™ architecture combines the best features of both PLA and PAL™ type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA™ structure in each logic block provides a fast 10ns PAL™ path with 5 dedicated product terms per output. This PAL™ path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 2.5ns, regardless of the number of PLA product terms used, which results in worst case t<sub>PD</sub>'s of only 12.5ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design density.

The PZ3064 CPLDs are supported by industry standard CAE tools (Cadence, Mentor, Synopsys, Synario, Viewlogic, MINC), using text (Abel, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses either Minc or Philips Semiconductors-developed tools.

The PZ3064 CPLD is reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others.

PAL is a registered trademark of Advanced Micro Devices, Inc.

# 64 macrocell CPLD

PZ3064

#### ORDERING INFORMATION

ORDER CODE	DESCRIPTION	DESCRIPTION	DRAWING NUMBER
PZ3064-10A44	44-pin PLCC, 10ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT187-2
PZ3064-12A44	44-pin PLCC, 12ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT187-2
PZ3064I12A44	44-pin PLCC, 12ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, ± 10%	SOT187-2
PZ3064I15A44	44-pin PLCC, 15ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, ± 10%	SOT187-2
PZ3064-10BC	44-pin TQFP, 10ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT376-1
PZ3064-12BC	44-pin TQFP, 12ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT376-1
PZ3064I12BC	44-pin TQFP, 12ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, $\pm$ 10%	SOT376-1
PZ3064I15BC	44-pin TQFP, 15ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, $\pm$ 10%	SOT376-1
PZ3064-10A68	68-pin PLCC, 10ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT188-3
PZ3064-12A68	68-pin PLCC, 12ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT188-3
PZ3064I12A68	68-pin PLCC, 12ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, $\pm$ 10%	SOT188-3
PZ3064I15A68	68-pin PLCC, 15ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, $\pm$ 10%	SOT188-3
PZ3064-10A84	84-pin PLCC, 10ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT189-3
PZ3064-12A84	84-pin PLCC, 12ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT189-3
PZ3064I12A84	84-pin PLCC, 12ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, ± 10%	SOT189-3
PZ3064I15A84	84-pin PLCC, 15ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, ± 10%	SOT189-3
PZ3064-10BB1	100-pin PQFP, 10ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT382-1
PZ3064-12BB1	100-pin PQFP, 12ns t <sub>PD</sub>	Commercial temp range, 3.3 volt power supply, $\pm$ 10%	SOT382-1
PZ3064I12BB1	100-pin PQFP, 12ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, ± 10%	SOT382-1
PZ3064I15BB1	100-pin PQFP, 15ns t <sub>PD</sub>	Industrial temp range, 3.3 volt power supply, ± 10%	SOT382-1

#### **XPLA™ ARCHITECTURE**

Figure 1 shows a high level block diagram of a 64 macrocell device implementing the XPLA™ architecture. The XPLA™ architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA and 16 macrocells. Each logic block also provides 32 ZIA feedback paths from the macrocells and I/O pins.

From this point of view, this architecture looks like many other CPLD architectures. What makes the CoolRunner™ family unique is what is inside each logic block and the design technique used to implement these logic blocks. The contents of the logic block will be described next.

#### **Logic Block Architecture**

Figure 2 illustrates the logic block architecture. Each logic block contains control terms, a PAL array, a PLA array, and 16 macrocells. the 6 control terms can individually be configured as either SUM or PRODUCT terms, and are used to control the preset/reset and output enables of the 16 macrocells' flip-flops. The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, while the PLA array provides increased product term density.

Each macrocell has 5 dedicated product terms from the PAL array. The pin-to-pin  $t_{PD}$  of the PZ3064 device through the PAL array is 10ns. If a macrocell needs more than 5 product terms, it simply gets the additional product terms from the PLA array. The PLA array consists of 32 product terms, which are available for use by all 16 macrocells. The additional propagation delay incurred by a macrocell using 1 or all 32 PLA product terms is just 2.5ns. So the total pin-to-pin  $t_{PD}$  for the PZ3064 using 6 to 37 product terms is 12.5ns (10ns for the PAL + 2.5ns for the PLA).

# 64 macrocell CPLD

PZ3064




Figure 1. Philips XPLA CPLD Architecture




Figure 2. Philips Logic Block Architecture

64 macrocell CPLD

#### Macrocell Architecture

Figure 3 shows the architecture of the macrocell used in the CoolRunner™ family. The macrocell consists of a flip-flop that can be configured as either a D or T type. A D-type flip-flop is generally more useful for implementing state machines and data buffering. A T-type flip-flop is generally more useful in implementing counters. All CoolRunner™ family members provide both synchronous and asynchronous clocking and provide the ability to clock off either the falling or rising edges of these clocks. These devices are designed such that the skew between the rising and falling edges of a clock are minimized for clocking integrity. There are 4 clocks available on the PZ3064 device. Clock 0 (CLK0) is designated as the "synchronous" clock and must be driven by an external source. Clock 1 (CLK1), Clock 2 (CLK2), and Clock 3 (CLK3) can either be used as a synchronous clock (driven by an external source) or as an asynchronous clock (driven by a macrocell equation).

Two of the control terms (CT0 and CT1) are used to control the Preset/Reset of the macrocell's flip-flop. The Preset/Reset feature for each macrocell can also be disabled. Note that the Power-on Reset leaves all macrocells in the "zero" state when power is properly applied. The other 4 control terms (CT2–CT5) can be used

to control the Output Enable of the macrocell's output buffers. The reason there are as many control terms dedicated for the Output Enable of the macrocell is to insure that all CoolRunner™ devices are PCI compliant. The macrocell's output buffers can also be always enabled or disabled. All CoolRunner™ devices also provide a Global Tri-State (GTS) pin, which, when pulled Low, will 3-State all the outputs of the device. This pin is provided to support "In-Circuit Testing" or "Bed-of-Nails Testing".

PZ3064

There are two feedback paths to the ZIA: one from the macrocell, and one from the I/O pin. The ZIA feedback path before the output buffer is the macrocell feedback path, while the ZIA feedback path after the output buffer is the I/O pin ZIA path. When the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the macrocell. When the I/O pin is used as an input, the output buffer will be 3-Stated and the input signal will be fed into the ZIA via the I/O feedback path, and the logic implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path. It should be noted that unused inputs or I/Os should be properly terminated.




Figure 3. PZ3064 Macrocell Architecture

# 64 macrocell CPLD

PZ3064

#### Simple Timing Model

Figure 4 shows the CoolRunner™ Timing Model. The CoolRunner™ timing model looks very much like a 22V10 timing model in that there are three main timing parameters, including t<sub>PD</sub>, t<sub>SU</sub>, and t<sub>CO</sub>. In other competing architectures, the user may be able to fit the design into the CPLD, but is not sure whether system timing requirements can be met until after the design has been fit into the device. This is because the timing models of competing architectures are very complex and include such things as timing dependencies on the number of parallel expanders borrowed, sharable expanders, varying number of X and Y routing channels used, etc. In the XPLA™ architecture, the user knows up front whether the design will meet system timing requirements. This is due to the simplicity of the timing model. For example, in the PZ3064 device, the user knows up front that if a given output uses

5 product terms or less, the  $t_{PD}$  = 10ns, the  $t_{SU\_PAL}$  = 6ns, and the  $t_{CO}$  = 7ns. If an output is using 6 to 37 product terms, an additional 2ns must be added to the  $t_{PD}$  and  $t_{SU}$  timing parameters to account for the time to propagate through the PLA array.

# TotalCMOS™ Design Technique for Fast Zero Power

Philips is the first to offer a TotalCMOS™ CPLD, both in process technology and design technique. Philips employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Philips to offer CPLDs which are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. Refer to Figure 5 and Table 2 showing the I<sub>DD</sub> vs. Frequency of our PZ3064 TotalCMOS™ CPLD.




Figure 4. CoolRunner™ Timing Model




Figure 5.  $I_{DD}$  vs. Frequency @  $V_{DD}$  = 3.3V, 25°C

# Table 2. I<sub>DD</sub> vs. Frequency

 $V_{DD} = 3.3V$ 

FREQUENCY (MHz)	0	20	40	60	80	100
Typical I <sub>DD</sub> ( mA)	0.04	13	26	40	50	63

# 64 macrocell CPLD

PZ3064

# **ABSOLUTE MAXIMUM RATINGS<sup>4</sup>**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DD}$	Supply voltage	-0.5	7.0	V
V <sub>I</sub>	Input voltage	-1.2	V <sub>DD</sub> +0.5	V
V <sub>OUT</sub>	Output voltage	-0.5	V <sub>DD</sub> +0.5	V
I <sub>IN</sub>	Input current	-30	30	mA
l <sub>OUT</sub>	Output current	-100	100	mA
TJ	Maximum junction temperature	-40	150	°C
T <sub>str</sub>	Storage temperature	-65	150	°C

# NOTES:

# **OPERATING RANGE**

PRODUCT GRADE	TEMPERATURE	VOLTAGE
Commercial	0 to +70°C	3.3 ±10% V
Industrial	−40 to +85°C	3.3 ±10% V

<sup>4.</sup> Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.

# 64 macrocell CPLD

PZ3064

#### DC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL GRADE DEVICES

Commercial:  $0^{\circ}C \le T_{amb} \le +70^{\circ}C$ ;  $3.0V \le V_{DD} \le 3.6V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
V <sub>IL</sub>	Input voltage low	V <sub>DD</sub> = 3.0V		0.8	V
$V_{IH}$	Input voltage high	V <sub>DD</sub> = 3.6V		V	
VI	Input clamp voltage	$V_{DD} = 3.0V, I_{IN} = -18mA$		-1.2	V
V <sub>OL</sub>	Output voltage low	$V_{DD} = 3.0V, I_{OL} = 8mA$		0.5	V
V <sub>OH</sub>	Output voltage high	$V_{DD} = 3.0V, I_{OH} = -8mA$	2.4		V
I <sub>I</sub>	Input leakage current	$V_{IN} = 0$ to $V_{DD}$	-10	10	μА
l <sub>OZ</sub>	3-Stated output leakage current	$V_{IN} = 0$ to $V_{DD}$	-10	10	μА
I <sub>DDQ</sub>	Standby current	$V_{DD} = 3.6V, T_{amb} = 0^{\circ}C$		50	μΑ
. 1	Discourie assessed	$V_{DD} = 3.6V, T_{amb} = 0^{\circ}C @ 1MHz$		1	mA
I <sub>DDD</sub> <sup>1</sup>	Dynamic current	V <sub>DD</sub> = 3.6V, T <sub>amb</sub> = 0°C @ 50MHz		40	mA
los	Short circuit output current	1 pin at a time for no longer than 1 second	<b>-</b> 5	-100	mA
C <sub>IN</sub>	Input pin capacitance	T <sub>amb</sub> = 25°C, f = 1MHz		8	pF
C <sub>CLK</sub>	Clock input capacitance	T <sub>amb</sub> = 25°C, f = 1MHz	5	12	pF
C <sub>I/O</sub>	I/O pin capacitance	T <sub>amb</sub> = 25°C, f = 1MHz		10	pF

#### NOTE:

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> FOR COMMERCIAL GRADE DEVICES

Commercial:  $0^{\circ}C \le T_{amb} \le +70^{\circ}C$ ;  $3.0V \le V_{DD} \le 3.6V$ 

SYMBOL	PARAMETER		10	-12		UNIT
STWBUL			MAX.	MIN.	MAX.	UNII
t <sub>PD_PAL</sub>	Propagation delay time, input (or feedback node) to output through PAL	2	10	2	12	ns
t <sub>PD_PLA</sub>	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	12.5	3	14.5	ns
t <sub>CO</sub>	Clock to out delay time	2	7	2	8	ns
t <sub>SU_PAL</sub>	Setup time (from input or feedback node) through PAL	5.5		7		ns
t <sub>SU_PLA</sub>	Setup time (from input or feedback node) through PAL + PLA	8		9.5		ns
t <sub>H</sub>	Hold time		0		0	ns
t <sub>CH</sub>	Clock High time	4		5		ns
t <sub>CL</sub>	Clock Low time	4		5		ns
t <sub>R</sub>	Input Rise time		20		20	ns
t <sub>F</sub>	Input Fall time		20		20	ns
f <sub>MAX1</sub>	Maximum FF toggle rate <sup>2</sup> (1/t <sub>CH</sub> + t <sub>CL</sub> )	125		100		MHz
f <sub>MAX2</sub>	Maximum internal frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CF</sub> )	91		74		MHz
f <sub>MAX3</sub>	Maximum external frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CO</sub> )	80		67		MHz
t <sub>BUF</sub>	Output buffer delay time		1.5		1.5	ns
t <sub>PDF_PAL</sub>	Input (or feedback node) to internal feedback node delay time through PAL		8.5		10.5	ns
t <sub>PDF_PLA</sub>	Input (or feedback node) to internal feedback node delay time through PAL+PLA		11		13	ns
t <sub>CF</sub>	Clock to internal feedback node delay time		5.5		6.5	ns
t <sub>INIT</sub>	Delay from valid V <sub>DD</sub> to valid reset		50		50	μs
t <sub>ER</sub>	Input to output disable <sup>3</sup>		12.5		14	ns
t <sub>EA</sub>	Input to output valid		12.5		14	ns
t <sub>RP</sub>	Input to register preset		15		16	ns
t <sub>RR</sub>	Input to register reset		15		16	ns

#### NOTES:

3. Output  $C_L = 5pF$ .

This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V<sub>DD</sub> or ground. This parameter guaranteed by design and characterization, not testing.

<sup>1.</sup> Specifications measured with one output switching. See Figure 6 and Table 3 for derating.

<sup>2.</sup> This parameter guaranteed by design and characterization, not by test.

# 64 macrocell CPLD

PZ3064

#### DC ELECTRICAL CHARACTERISTICS FOR INDUSTRIAL GRADE DEVICES

ndustrial:  $-40^{\circ}\text{C} \le \text{T}_{amb} \le +85^{\circ}\text{C}$ ;  $3.0\text{V} \le \text{V}_{DD} \le 3.6\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
V <sub>IL</sub>	Input voltage low	V <sub>DD</sub> = 3.0V		0.8	V
V <sub>IH</sub>	Input voltage high	V <sub>DD</sub> = 3.6V	2.0		V
VI	Input clamp voltage	V <sub>DD</sub> = 3.0V, I <sub>IN</sub> = -18mA		-1.2	V
V <sub>OL</sub>	Output voltage low	V <sub>DD</sub> = 3.0V, I <sub>OL</sub> = 8mA		0.5	V
V <sub>OH</sub>	Output voltage high	$V_{DD} = 3.0V, I_{OH} = -8mA$	2.4		V
I <sub>I</sub>	Input leakage current	$V_{IN} = 0$ to $V_{DD}$	-10	10	μΑ
l <sub>OZ</sub>	3-Stated output leakage current	$V_{IN} = 0$ to $V_{DD}$	$V_{IN} = 0 \text{ to } V_{DD}$ $-10$		μΑ
I <sub>DDQ</sub>	Standby current	$V_{DD} = 3.6V, T_{amb} = -40^{\circ}C$		50	μΑ
, 1	Dunamia aurrant	$V_{DD} = 3.6V, T_{amb} = -40^{\circ}C @ 1MHz$		1	mA
l <sub>DDD</sub> <sup>1</sup>	Dynamic current	$V_{DD} = 3.6V, T_{amb} = -40^{\circ}C @ 50MHz$		40	mA
Ios	Short circuit output current	1 pin at a time for no longer than 1 second	-5	-130	mA
C <sub>IN</sub>	Input pin capacitance	T <sub>amb</sub> = 25°C, f = 1MHz		8	pF
C <sub>CLK</sub>	Clock input capacitance	T <sub>amb</sub> = 25°C, f = 1MHz 5 1		12	pF
C <sub>I/O</sub>	I/O pin capacitance	T <sub>amb</sub> = 25°C, f = 1MHz		10	pF

#### NOTE:

# AC ELECTRICAL CHARACTERISTICS<sup>1</sup> FOR INDUSTRIAL GRADE DEVICES

Industrial:  $-40^{\circ}\text{C} \le \text{T}_{amb} \le +85^{\circ}\text{C}$ ;  $3.0\text{V} \le \text{V}_{DD} \le 3.6\text{V}$ 

OVMDOL	DADAMETED		12	I15		UNIT
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNII
t <sub>PD_PAL</sub>	Propagation delay time, input (or feedback node) to output through PAL	2	12	2	15	ns
t <sub>PD_PLA</sub>	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	14.5	3	17.5	ns
t <sub>CO</sub>	Clock to out delay time	2	8	2	9	ns
t <sub>SU_PAL</sub>	Setup time (from input or feedback node) through PAL	7		8		ns
t <sub>SU_PLA</sub>	Setup time (from input or feedback node) through PAL + PLA	9.5		10.5		ns
t <sub>H</sub>	Hold time		0		0	ns
t <sub>CH</sub>	Clock High time	5		5		ns
t <sub>CL</sub>	Clock Low time	5		5		ns
t <sub>R</sub>	Input Rise time		20		20	ns
t <sub>F</sub>	Input Fall time		20		20	ns
f <sub>MAX1</sub>	Maximum FF toggle rate <sup>2</sup> (1/t <sub>CH</sub> + t <sub>CL</sub> )	100		100		MHz
f <sub>MAX2</sub>	Maximum internal frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CF</sub> )	74		65		MHz
f <sub>MAX3</sub>	Maximum external frequency <sup>2</sup> (1/t <sub>SUPAL</sub> + t <sub>CO</sub> )	67		58		MHz
t <sub>BUF</sub>	Output buffer delay time		1.5		1.5	ns
t <sub>PDF_PAL</sub>	Input (or feedback node) to internal feedback node delay time through PAL		10.5		13.5	ns
t <sub>PDF_PLA</sub>	Input (or feedback node) to internal feedback node delay time through PAL+PLA		13		16	ns
t <sub>CF</sub>	Clock to internal feedback node delay time		6.5		7.5	ns
t <sub>INIT</sub>	Delay from valid V <sub>DD</sub> to valid reset		50		50	μs
t <sub>ER</sub>	Input to output disable <sup>3</sup>		14		15	ns
t <sub>EA</sub>	Input to output valid		14		15	ns
t <sub>RP</sub>	Input to register preset		16		17	ns
t <sub>RR</sub>	Input to register reset		16		17	ns

#### NOTES:

3. Output  $C_L = 5pF$ .

This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V<sub>DD</sub> or ground. This parameter guaranteed by design and characterization, not testing.

<sup>1.</sup> Specifications measured with one output switching. See Figure 6 and Table 3 for derating.


<sup>2.</sup> This parameter guaranteed by design and characterization, not by test.

# 64 macrocell CPLD

PZ3064

#### **SWITCHING CHARACTERISTICS**

The test load circuit and load values for the AC Electrical Characteristics are illustrated below.




COMPONENT	VALUES
R1	390Ω
R2	390Ω
C1	35pF

MEASUREMENT	<b>S</b> 1	S2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>P</sub>	Closed	Closed

**NOTE:** For  $t_{PHZ}$  and  $t_{PLZ}$  C = 5pF

SP00461A




# Figure 6. $t_{PD\_PAL}$ vs. Outputs Switching

# Table 3. $t_{PD\_PAL}$ vs. Number of Outputs Switching $V_{DD} = 3.3 V$

NUMBER OF OUTPUTS	1	2	4	8	12	16
Typical (ns)	8.0	8.4	8.8	9.2	9.6	10.0

#### **VOLTAGE WAVEFORM**




# 64 macrocell CPLD


PZ3064

#### PIN DESCRIPTIONS


# PZ3064 - 44-Pin Plastic Leaded Chip Carrier



# PZ3064 - 44-Pin Thin Quad Flat Package



# PZ3064 - 68-Pin Plastic Leaded Chip Carrier




SP00454

1997 Mar 05


# 64 macrocell CPLD

PZ3064

PZ3064 - 84-Pin Plastic Leaded Chip Carrier



# PZ3064 - 100-Pin Plastic Quad Flat Package



SP00456

64 macrocell CPLD PZ3064

# **Package Thermal Characteristics**

Philips Semiconductors uses the Temperature Sensitive Parameter (TSP) method to test thermal resistance. This method meets Mil-Std-883C Method 1012.1 and is described in Philips 1995 IC Package Databook. Thermal resistance varies slightly as a function of input power. As input power increases, thermal resistance changes approximately 5% for a 100% change in power.

Figure 7 is a derating curve for the change in  $\Theta_{JA}$  with airflow based on wind tunnel measurements. It should be noted that the wind flow dynamics are more complex and turbulent in actual applications than in a wind tunnel. Also, the test boards used in the wind tunnel contribute significantly to forced convection heat transfer, and may not be similar to the actual circuit board, especially in size.

Package	$\Theta_{JA}$
44-pin PLCC	44.8°C/W
44-pin TQFP	60.8°C/W
68-pin PLCC	44.9°C/W
84-pin PLCC	34.7°C/W
100-pin PQFP	44.5°C/W





Figure 7. Average Effect of Airflow on  $\Theta_{JA}$ 

# 64 macrocell CPLD

PZ3064

# PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



#### DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	Α	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>D</sub>	eE	H <sub>D</sub>	HE	k	k <sub>1</sub> max.	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27		16.00 14.99				0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45 <sup>0</sup>
inches	0.180 0.165	0.020	0.01			0.032 0.026			0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	

#### Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT187-2	112E10	MO-047AC			<del>92-11-17</del> 95-02-25

# 64 macrocell CPLD

PZ3064

TQFP44: plastic thin quad flat package; 44 leads; body 10 x 10 x 1.0 mm

SOT376-1



#### **DIMENSIONS** (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bp	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	Ø	>	8	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.2	0.15 0.05	1.05 0.95	0.25	0.45 0.30	0.18 0.12	10.1 9.9	10.1 9.9	0.8	12.15 11.85	12.15 11.85	10	0.75 0.45	0.50 0.36	0.2	0.2	0.1	1.2 0.8	1.2 0.8	7° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT376-1					<del>95-05-22</del> 96-04-02

# 64 macrocell CPLD

PZ3064

# PLCC68: plastic leaded chip carrier; 68 leads; pedestal

SOT188-3



# DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	А	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>D</sub>	еE	H <sub>D</sub>	HE	k	øj	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.13	0.25	3.05	0.53 0.33			24.33 24.13		23.62 22.61					15.34 15.19		0.18	0.18	0.10	2.06	2.06	45 <sup>0</sup>
inches	0.180 0.165	0.005	0.01		0.021 0.013			0.958 0.950		0.930 0.890							0.007	0.007	0.004	0.081	0.081	45

#### Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT188-3	112E10	MO-047AE			<del>-92-11-17</del> 95-02-25

# 64 macrocell CPLD

PZ3064

# PLCC84: plastic leaded chip carrier; 84 leads; pedestal

SOT189-3



UNIT	А	A <sub>1</sub> min.	A <sub>3</sub>	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>D</sub>	eE	H <sub>D</sub>	HE	k	øj	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup> max.	Z <sub>E</sub> <sup>(1)</sup> max.	β
mm	4.57 4.19	0.13	0.25	3.05	0.53 0.33			29.41 29.21			28.70 27.69				15.34 15.19		0.18	0.18	0.10	2.06	2.06	45°
inches	0.180 0.165	0.005	0.01	0.12		0.032 0.026			0.05	1.130 1.090	1.130 1.090	1.195 1.185	1.195 1.185	0.048 0.042	0.057 0.040	0.057 0.040	0.007	0.007	0.004	0.081	0.081	1

#### Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT189-3		MO-047AF		€	<del>92-11-17</del> 95-02-25	

# 64 macrocell CPLD

PZ3064

#### QFP100: plastic quad flat package; 100 leads (lead length 1.6 mm); body 14 x 20 x 2.8 mm SOT382-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	Q	v	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	3.40	0.60 0.25	3.05 2.55	0.25	0.38 0.22	0.23 0.13	20.1 19.1	14.1 13.9	0.65	23.45 22.95	17.45 16.95	1.60	1.03 0.73	1.4 1.2	0.20	0.12	0.10	0.68 0.45	0.68 0.45	7° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT382-1		MO-108CC-1			<del>94-12-12</del> 95-02-04

1997 Mar 05 98

64 macrocell CPLD PZ3064

# **NOTES**

64 macrocell CPLD

PZ3064

		DEFINITIONS
Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.





