


3V 900MHZ LINEAR POWER AMPLIFIER MODULE

Typical Applications

- 3V CDMA/AMPS Cellular Handset
- 3V CDMA2000/1XRTT Cellular Handset
- 3V CDMA2000/1X-EV-DO US-Cellular Handset
- Spread-Spectrum System


Product Description

The RF3163 is a high-power, high-efficiency linear amplifier module specifically designed for 3V handheld systems. The device is manufactured on an advanced third generation GaAs HBT process, and was designed for use as the final RF amplifier in 3V IS-95/CDMA 2000 1X/AMPS handheld digital cellular equipment, spread-spectrum systems, and other applications in the 824MHz to 849MHz band. The RF3163 has a digital control line for low power applications to lower quiescent current. The RF3163 is assembled in a 16-pin, 3mmx3mm, QFN package.



Package Style: QFN, 16-Pin, 3x3

Optimum Technology Matching® Applied



Functional Block Diagram

Features

- Input Internally Matched @ 50Ω
- Output Internally Matched
- 28dBm Linear Output Power
- 41% Peak Linear Efficiency
- -51 dBc ACPR @ 885 kHz
- 55% AMPS Efficiency

Ordering Information

RF3163 3V 900MHz Linear Power Amplifier Module RF3163 PCBA Fully Assembled Evaluation Board


RF Micro Devices, Inc. 7628 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Rev A0 040730

.dzsc.com

Absolute Maximum Ratings

Parameter	Rating	Unit			
Supply Voltage (RF off)	+8.0	V			
Supply Voltage (P _{OUT} ≤31dBm)	+5.2	V			
Control Voltage (V _{REG})	+3.9	V			
Input RF Power	+10	dBm			
Mode Voltage (V _{MODE})	+3.9	V			
Operating Temperature	-30 to +110	℃			
Storage Temperature	-40 to +150	℃			
Moisture Sensitivity Level (IPC/JEDEC J-STD-20)	MSL 2 @ 260℃				
(5,5===5 0 0 15 20)	1	1			



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		1124	O and Hall and	
	Min.	Тур.	Max.	Unit	Condition
High Power Mode (V _{MODE} Low)					T=25°C Ambient, V _{CC} =3.4V, V _{REG} =2.8V, V _{MODE} =0V, and P _{OUT} =28dBm for all parameters (unless otherwise specified).
Operating Frequency Range	824		849	MHz	
Linear Gain	26.0	28.5		dB	
Second Harmonics		-35	-30	dBc	
Third Harmonics		-40	-30	dBc	
Maximum Linear Output	28				
Linear Efficiency	36	41		%	
Maximum I _{CC}		455	515	mA	
ACPR @ 885kHz		-51	-46	dBc	
ACPR @ 1.98MHz		-58	-55	dBc	
Input VSWR		2:1			
Stability in Band			6:1		No oscillation>-70dBc
Stability out of Band			10:1		No damage
Noise Power		-133		dBm/Hz	At 45MHz offset.
Low Power Mode (V _{MODE} High)					T=25°C Ambient, V _{CC} =3.4V, V _{REG} =2.8V, V _{MODE} =2.8V, and P _{OUT} =18dBm for all parameters (unless otherwise specified).
Operating Frequency Range	824		849	MHz	
Linear Gain	21	24		dB	
Maximum Linear Output	18				
Maximum I _{CC}		125		mA	P _{OUT} =16dBm
ACPR @885kHz		-51	-46	dBc	
ACPR @1.98MHz		-61	-56	dBc	
Input VSWR		2:1			
Output VSWR Stability			6:1		No oscillation>-70dBc
			10:1		No damage

2-690 Rev A0 040730


Doromotor	Specification		l lm!t	Condition	
Parameter	Parameter Min. Typ. Max. Unit		Condition		
FM Mode					T=25°C Ambient, V _{CC} =3.4V, V _{REG} =2.8V, V _{MODE} =0V, and P _{OUT} =31dBm for all parameters (unless otherwise specified).
Operating Frequency Range	824		849	MHz	
AMPS Maximum Output Power		31		dBm	
AMPS Efficiency	48	55		%	
AMPS Gain	24	28			
AMPS Second Harmonics		-35	-30	dBc	
AMPS Third Harmonics		-40	-30	dBc	
Power Supply					
Supply Voltage	3.2	3.4	4.2	V	
High Gain Idle Current		55	80	mA	V _{MODE} =low and V _{REG} =2.8 V
Low Gain Idle Current		45	70	mA	V _{MODE} =high and V _{REG} =2.8V
V _{REG} Current		4.5	5.5	mA	V_{MODE} =high
V _{MODE} Current		250		uA	
RF Turn On/Off Time			6	uS	
DC Turn On/Off Time			40	uS	
Total Current (Power Down)		0.2	5.0	uA	
V _{REG} Low Voltage	0		0.5	V	
V _{REG} High Voltage	2.75	2.8	2.95	V	
(Recommended)					
V _{REG} High Voltage (Operational)	2.7		3.0	V	
V _{MODE} Voltage	0		0.5	V	High Gain Mode
	2.0		2.8	V	Low Gain Mode


Rev A0 040730 2-69

Pin	Function	Description	Interface Schematic
1	NC	No connection. Do not connect this pin to any external circuit.	
2	VREG	Regulated voltage supply for amplifier bias circuit. In power down mode, both V_{REG} and V_{MODE} need to be LOW (<0.5 V).	
3	VMODE	For nominal operation (High Power mode), V _{MODE} is set LOW. When set HIGH, devices are biased lower to improve efficiency.	
4	RF IN	RF input internally matched to 50Ω . This input is internally AC-coupled.	
5	VCC1	First stage collector supply. A 2200pF and 4.7 μF decoupling capacitor are required.	
6	NC	No connection. Do not connect this pin to any external circuit.	
7	NC	No connection. Do not connect this pin to any external circuit.	
8	GND	Ground connection.	
9	VCC2	Output stage collector supply. Please see the schematic for required external components.	
10	VCC2	Same as pin 9.	
11	VCC2	Same as pin 9.	
12	RF OUT	RF output. Internally AC-coupled.	
13	NC	No connection. Do not connect this pin to any external circuit.	
14	NC	No connection. Do not connect this pin to any external circuit.	
15	NC	No connection. Do not connect this pin to any external circuit.	
16	NC	No connection. Do not connect this pin to any external circuit.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with multiple vias. The pad should have a short thermal path to the ground plane.	

2-692 Rev A0 040730

Evaluation Board Schematic





* The current rating for the inductor needs to be 1A.
One example is Toko 0603 multilayer inductor with the value of 1.8 nH (Toko part number LL1608-F1N8S).
The value of the inductor can be from 1.5nH to 2.2nH.
Different values of the inductor will give slight shift on the tradeoff between efficiency and ACPR.

Rev A0 040730 2-693

Electrostatic Discharge Sensitivity

Human Body Model (HBM)

Figure 3 shows the HBM ESD sensitivity level for each pin to ground. The ESD test is in compliance with JESD22-A114.




Figure 3. ESD Level - Human Body Model

Machine Model (MM)

Figure 4 shows the MM ESD sensitivity level for each pin to ground. The ESD test is in compliance with JESD22-A115.




Figure 4. ESD Level - Machine Model

2-694 Rev A0 040730

PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns are based on IPC-SM-782 standards when possible. The pad pattern shown has been developed and tested for optimized assembly at RFMD; however, it may require some modifications to address company specific assembly processes. The PCB land pattern has been developed to accommodate lead and package tolerances.

PCB Metal Land Pattern




Figure 1. PCB Metal Land Pattern (Top View)

Rev A0 040730 2-695

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

2-696 Rev A0 040730