
查询RF3164供应商







3V 1900MHz LINEAR POWER AMPLIFIER MODULE

Typical Applications

- 3V CDMA US-PCS Handset
- 3V CDMA2000/1XRTT US-PCS Handset


3V CDMA2000/1X-EV-DO US-PCS

Handset


Spread-Spectrum System

Product Description

The RF3164 is a high-power, high-efficiency linear amplifier module specifically designed for 3V handheld systems. The device is manufactured on an advanced third generation GaAs HBT process, and was designed for use as the final RF amplifier in 3V IS-95/CDMA 2000 1X handheld digital cellular equipment, spread-spectrum systems, and other applications in the 1850MHz to 1910MHz band. The RF3164 has a digital control line for low power applications to lower quiescent current. The RF3164 is assembled in at 16-pin, 3mmx3mm, QFN package.



Optimum Technology Matching® Applied Si BJT GaAs HBT GaAs MESFET Si Bi-CMOS SiGe HBT Si CMOS



Functional Block Diagram

dzsc.com Rev A2 050112 SiGe Bi-CMOS

Package Style: QFN, 16-Pin, 3x3

Features

- Input Internally Matched @ 50Ω
- Output Internally Matched
- 28dBm Linear Output Power
- 40% Peak Linear Efficiency
- 28dB Linear Gain
- -50dBc ACPR @ 1.25MHz

Ordering Information

RF3164 RF3164 PCBA

3V 1900MHz Linear Power Amplifier Module Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7628 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

Absolute Maximum Ratings

Parameter	Rating	Unit		
Supply Voltage (RF off)	+8.0	V		
Supply Voltage (P _{OUT} ≤31dBm)	+5.2	V		
Control Voltage (V _{REG})	+3.9	V		
Input RF Power	+10	dBm		
Mode Voltage (V _{MODE})	+3.9	V		
Operating Temperature	-30 to +110	°C		
Storage Temperature	-40 to +150	°C		
Moisture Sensitivity Level	MSL 2 @260	°C		
IPC/JEDEC J-STD-20				




RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification		Unit	Condition	
Parameter	Min. Typ. Max.	Unit			
High Gain Mode (V _{MODE} Low)					T=25°C Ambient, V_{CC} =3.4V, V_{REG} =2.8V, V_{MODE} =0V, and P_{OUT} =28dBm for all parameters (unless otherwise specified).
Operating Frequency Range Linear Gain Second Harmonics Third Harmonics Maximum Linear Output Linear Efficiency Maximum I _{CC} ACPR @ 1.25MHz ACPR @ 1.98MHz ACPR @ 2.25MHz Input VSWR Output VSWR Stability	1850 26 28 37	28 -35 -40 40 460 -50.0 -55.5 -59.0 2:1	1910 502 -46.0 -53.0 -56.0 6:1 10:1	MHz dB dBc dBm % mA dBc dBc dBc dBc	No oscillation>-70dBc No damage
Noise Power		-138		dBm/Hz	At 80MHz offset.
Low Gain Mode (V _{MODE} High)					T=25°C Ambient, V_{CC} =3.4V, V_{REG} =2.8V, V_{MODE} =2.8V, and P_{OUT} =28dBm for all parameters (unless otherwise specified).
Operating Frequency Range Linear Gain Second Harmonics Third Harmonics Maximum Linear Output Linear Efficiency	1850 26 28 37	28 -35 -40 40	1910	MHz dB dBc dBc dBm %	
ACPR @1.25MHz ACPR @ 1.98MHz ACPR @2.25MHz Maximum I _{CC} Linear Gain Input VSWR		-50 -55 -58 130 26 2:1	-46 -53 -56 156	dBc dBc dBc mA dB	P _{OUT} =16dBm P _{OUT} =16dBm
Output VSWR Stability			6:1 10:1		No oscillation>-70dBc No damage

Deremeter	Specification		11	Condition		
Parameter	Min.	Тур.	Max.	Unit	Condition	
Power Supply						
Supply Voltage	3.2	3.4	4.2	V		
High Gain Idle Current		65	95	mA	V _{MODE} =low and V _{REG} =2.8V	
Low Gain Idle Current		55	85	mA	V _{MODE} =high and V _{REG} =2.8V	
V _{REG} Current		1	2	mA		
V _{MODE} Current		250	1000	uA		
RF Turn On/Off Time		1.2	6	uS		
DC Turn On/Off Time		2	40	uS		
Total Current (Power Down)		0.2	2.0	uA		
V _{REG} Low Voltage (Power Down)	0		0.5	V		
V _{REG} High Voltage (Recom- mended)	2.75	2.8	2.95	V		
V _{REG} High Voltage (Operational)	2.7		3.0	V		
V _{MODE} Voltage	0		0.5	V	High Gain Mode	
V _{MODE} Voltage	2.0		3.0	V	Low Gain Mode	


Pin	Function	Description	Interface Schematic
1	RF IN	RF input internally matched to 50Ω . This input is internally AC-coupled.	
2	GND	Ground connection.	
3	VMODE	For nominal operation (High Power mode), V _{MODE} is set LOW. When set HIGH, devices are biased lower to improve efficiency.	
4	VREG	Regulated voltage supply for amplifier bias circuit. In power down mode, both $\rm V_{REG}$ and $\rm V_{MODE}$ need to be LOW (<0.5V).	
5	NC	No connection. Do not connect this pin to any external circuit.	
6	NC	No connection. Do not connect this pin to any external circuit.	
7	NC	No connection. Do not connect this pin to any external circuit.	
8	NC	No connection. Do not connect this pin to any external circuit.	
9	RF OUT	RF output. Internally AC-coupled.	
10	VCC2	Output stage collector supply. Please see the schematic for required external components.	
11	VCC2	Same as pin 10.	
12	VCC2	Same as pin 10.	
13	NC	No connection. Do not connect this pin to any external circuit.	
14	IM	Interstage matching. Connect to pin 15.	
15	IM	Interstage matching. Connect to pin 14.	
16	VCC1	First stage collector supply. A 4.7 μF decoupling capacitor is required.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with mul- tiple vias. The pad should have a short thermal path to the ground plane.	

Application Schematic Output Power Requirements of 28dBm




L1 = 1.5nH is recommended, but any value between 1.2nH to 2.2nH may be used. L2 = 6.8nH is recommended, but any value between 4.7nH to 8.2nH may be used. L2 may not be needed if Pin 16 is not routed directly to Pins 10, 11, and 12.

Application Schematic Output Power Requirements of 28.5dBm



L1 = 3.3nH is recommended, but any value between 2.2nH to 3.9nH may be used. L2 = 6.8nH is recommended, but any value between 4.7nH to 8.2nH may be used. L2 may not be needed if Pin 16 is not routed directly to Pins 10, 11, and 12.

Evaluation Board Schematic



Electrostatic Discharge Sensitivity

Human Body Model (HBM)

Figure 3 shows the HBM ESD sensitivity level for each pin to ground. The ESD test is in compliance with JESD22-A114.




Figure 3. ESD Level - Human Body Model

Machine Model (MM)

Figure 4 shows the MM ESD sensitivity level for each pin to ground. The ESD test is in compliance with JESD22-A115.




Figure 4. ESD Level - Machine Model

PCB Design Requirements


PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

PCB Land Pattern Recommendation

PCB land patterns are based on IPC-SM-782 standards when possible. The pad pattern shown has been developed and tested for optimized assembly at RFMD; however, it may require some modifications to address company specific assembly processes. The PCB land pattern has been developed to accommodate lead and package tolerances.

PCB Metal Land Pattern






Figure 1. PCB Metal Land Pattern (Top View)

PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask Pattern (Top View)

Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.