

50A, 50V, 0.022 Ohm, N-Channel Power MOSFETs

These are N-Channel power MOSFET'S manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers and emitter switches for bipolar transistors.

Formerly developmental type TA09772.

Ordering Information


PART NUMBER	PACKAGE BRAND	
RFG50N05	TO-247	RFG50N05
RFP50N05	TO-220AB	RFP50N05


NOTE: When ordering, include the entire part number.

Features

- 50A, 50V
- r_{DS(ON)} = 0.022Ω
- UIS Rating Curve (Single Pulse)
- 175⁰C Operating Temperature

Symbol







RFG50N05, RFP50N05

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	RFG50N05, RFP50N05	UNITS
Drain to Source Voltage (Note 1)V _{DSS}	50	V
Drain to Gate Voltage (R_{GS} = 20k Ω) (Note 1) V _{DGR}	50	V
Continuous Drain Current	50	А
Pulsed Drain Current (Note 3)	120	А
Gate to Source VoltageV _{GS}	±20	V
Maximum Power Dissipation	132	W
Linear Derating Factor	0.88	W/ ^o C
Single Pulse Avalanche Energy Rating E _{as}	Refer to UIS SOA Curve	
Operating and Storage Junction Temperature Range	-55 to 175	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s	300	oC
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS			TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	I _D = 0.250μA, V _{GS} = 0V (Figure 9)		50	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}$, $I_D = 0.250 \mu A$ (Figure 8)		2.0	-	4.0	V
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = Rated BV _{DSS} , V_{GS} = 0V V_{DS} = 0.8 x Rated BV _{DSS} , V_{GS} = 0V, T_J = 150°C		-	-	1	А
Zero Gate Voltage Drain Current,	-			-	-	25	μA
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V$		-	-	±100	nA
Drain to Source On Resistance (Note 2)	rDS(ON)	$I_D = 50A$, $V_{GS} = 10V$ (Figure 7)		-	-	0.022	Ω
Turn-On Time	t _(ON)	V_{DD} = 25V, I _D ≈ 25A, R _L = 1.0Ω, R _{GS} = 6.67Ω, V _{GS} = 10V (Figure 11)		-	-	100	ns
Turn-On Delay Time	t _{d(ON)}			-	15	-	ns
Rise Time	tr			-	55	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	60	-	ns
Fall Time	t _f			-	15	-	ns
Turn-Off Time	t(OFF)			-	-	100	ns
Total Gate Charge	Q _{g(tot)}	V _{GS} = 0-20V	V_{DD} - 40V, I_D = 50A R_L = 0.8 Ω , $I_{G(REF)}$ = 1.5mA (Figure 11)	-	-	160	nC
Gate Charge at 10V	Q _{g(10)}	V _{GS} = 0-10V		-	-	80	nC
Threshold Gate Charge	Q _{g(th)}	V _{GS} = 0-2V		-	-	6	nC
Thermal Resistance Junction to Case	R _{θJC}		1	-	-	1.14	°C/W
Thermal Resistance Junction to Ambient	R _{θJA}	TO-220		-	-	62	°C/W
		TO-247				30	°C/W


Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Source to Drain Diode Voltage (Note 2)	V _{SD}	I _{SD} = 50A	-		1.5	V
Diode Reverse Recovery Time	t _{rr}	$I_{SD} = 50A$, $dI_{SD}/dt = 100A/\mu s$	-		125	ns


NOTES:

2. Pulsed test: pulse width \leq 300µs duty cycle \leq 2%.

3. Repetitive rating: pulse width is limited by maximum junction temperature.



Typical Performance Curves Unless Otherwise Specified






FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. SATURATION CHARACTERISTICS




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. UNCLAMPED INDUCTIVE SWITCHING






FIGURE 6. TRANSFER CHARACTERISTICS



Typical Performance Curves Unless Otherwise Specified (Continued)











FIGURE 8. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE









Test Circuits and Waveforms





FIGURE 12. UNCLAMPED ENERGY TEST CIRCUIT








FIGURE 14. SWITCHING TIME TEST CIRCUIT




FIGURE 16. GATE CHARGE TEST CIRCUIT





FIGURE 15. RESISTIVE SWITCHING WAVEFORMS





RFG50N05, RFP50N05

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240

EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029