

Data Sheet

July 1999

File Number 2

2270.3

25A, 50V, 0.047 Ohm, Logic Level, N-Channel Power MOSFET

The RFP25N05L is an N-Channel logic level power MOSFETs are manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits gives optimum utilization of silicon, resulting in outstanding performance. The RFP25N05L was designed for use with logic level (5V) driving sources in applications such as programmable controllers, automotive switching, switching regulators, switching converters, motor relay drivers and emitter switches for bipolar transistors. This performance is accomplished through a special gate oxide design which provides full rated conductance at gate biases in the 3V to 5V range, thereby facilitating true on-off power control directly from logic circuit supply voltages.

Formerly developmental type TA09871.

Ordering Information


PART NUMBER	PACKAGE	BRAND
RFP25N05L	TO-220AB	RFP25N05L

NOTE: When ordering, include the entire part number.

Features


- 25A, 50V
- $r_{DS(ON)} = 0.047\Omega$
- UIS SOA Rating Curve (Single Pulse)
- Design Optimized for 5V Gate Drives
- · Can be Driven Directly from CMOS, NMOS, TTL Circuits
- · Compatible with Automotive Drive Requirements
- SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC TO-220AB





RFP25N05L

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	RFP25N05L	UNITS
Drain to Source Voltage (Note 1)V _{DS}	50	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	50	V
Continuous Drain Current	25	Α
Pulsed Drain Current (Note 3)	65	Α
Single Pulse Avalanche Energy Rating (See Figures 4, 15, and 16)	Refer to UIS SOA Curve	
Gate to Source Voltage	±10	V
Maximum Power Dissipation	60	W
Linear Derating Factor above 25°C	0.48	W/oC
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT _L	300	°С
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA (Figure 10)		50	-	-	V
Gate to Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu$ A (Figure 9)		1.0	-	2.0	V
Gate to Source Leakage	I _{GSS}	$V_{GS} = \pm 10V, V_{DS} = 0V$		-	-	±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 40V, V _{GS} = 0V		-	-	1.0	μΑ
		$T_{C} = 150^{\circ}C$		-	-	50	μΑ
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	V _{GS} = 5V, I _D = 25A	(Figures 7, 8)	-	-	0.047	Ω
		V _{GS} = 4V, I _D = 25A		-	-	0.056	Ω
Turn-On Time	t _(ON)	$V_{DD} = 25V, I_{D} = 12.5A$ $R_{L} = 2\Omega, R_{GS} = 5\Omega$ (Figures 15, 16)		-	-	60	ns
Turn-On Delay Time	t _d (ON)			-	15	-	ns
Rise Time	t _r			-	35	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	40	-	ns
Fall Time	t _f			-	14	-	ns
Turn-Off Time	t(OFF)	-			-	100	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	V _{GS} = 0 - 10V	$V_{DD} = 40V, I_{D} = 25A,$ $R_{L} = 1.6\Omega$ (Figures 17, 18)	-	-	80	nC
Gate Charge at 5V	Q _{g(5)}	V _{GS} = 0 - 5V		-	-	45	nC
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0 - 1V	1	-	-	3.0	nC
Thermal Resistance Junction to Case	$R_{ heta JC}$			-	-	2.083	oC/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	80	oC/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V _{SD}	I _{SD} = 25A	-	-	1.5	V
Diode Reverse Recovery Time	t _{rr}	$I_{SD} = 25A$, $dI_{SD}/dt = 100A/\mu s$	-	-	125	ns

NOTES:

- 2. Pulse Test: Pulse width $\leq 80\mu s,$ duty cycle $\leq 2\%.$
- 3. Repetitive Rating: Pulse width limited by Max junction temperature.

6 244

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 3. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. SATURATION CHARACTERISTICS




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 4. UNCLAMPED INDUCTIVE SWITCHING SOA (SINGLE PULSE UIS SOA)




FIGURE 6. TRANSFER CHARACTERISTICS

215

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 7. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED GATE TO THRESHOLD vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs VOLTAGE




FIGURE 8. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE





FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260

FIGURE 12. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

6 246

Test Circuits and Waveforms




FIGURE 13. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14. UNCLAMPED ENERGY WAVEFORMS




FIGURE 15. SWITCHING TIME TEST CIRCUIT




FIGURE 16. RESISTIVE SWITCHING WAVEFORMS




FIGURE 17. GATE CHARGE TEST CIRCUIT




FIGURE 18. GATE CHARGE WAVEFORMS

RFP25N05L

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE**

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ΔSΙΔ

Teles (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029

- - - -