



- 2-V to 5.5-V  $V_{CC}$  Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

D, DB, DGV, N, NS, OR PW PACKAGE  
(TOP VIEW)



RGY PACKAGE  
(TOP VIEW)



NC – No internal connection

### description/ordering information

This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V  $V_{CC}$  operation.

This switch is designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	PDIP – N	Tube	SN74AHC4066N	SN74AHC4066N
	QFN – RGY	Tape and reel	SN74AHC4066RGYR	HA4066
	SOIC – D	Tube	SN74AHC4066D	AHC4066
		Tape and reel	SN74AHC4066DR	
	SOP – NS	Tube	SN74AHC4066NS	AHC4066
		Tape and reel	SN74AHC4066NSR	
	SSOP – DB	Tube	SN74AHC4066DB	HA4066
		Tape and reel	SN74AHC4066DBR	
	TSSOP – PW	Tube	SN74AHC4066PW	HA4066
		Tape and reel	SN74AHC4066PWR	
	TVSOP – DGV	Tape and reel	SN74AHC4066DGVR	HA4066

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


# SN74AHC4066 QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 – JUNE 2003

## FUNCTION TABLE (each switch)

INPUT CONTROL (C)	SWITCH
L	OFF
H	ON

## logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

1. The input and output voltage ratings may be exceeded if the input and output voltage is limited to 5.5 V maximum.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
3. The package thermal impedance is calculated in accordance with JESD 51-5.

**recommended operating conditions (see Note 5)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2†	5.5	V
$V_{IH}$	High-level input voltage, control inputs	$V_{CC} = 2\text{ V}$	1.5	V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.7$	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.7$	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$V_{CC} \times 0.7$	
$V_{IL}$	Low-level input voltage, control inputs	$V_{CC} = 2\text{ V}$	0.5	V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.3$	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$V_{CC} \times 0.3$	
$V_I$	Control input voltage	0	5.5	V
$V_{IO}$	Input/output voltage	0	$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	200	ns/V
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	100	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	20	
$T_A$	Operating free-air temperature	–40	85	°C

† With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74AHC4066

## QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 – JUNE 2003

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
r <sub>on</sub>	On-state switch resistance  I <sub>T</sub> = -1 mA, V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>C</sub> = V <sub>IH</sub> (see Figure 1)	2.3 V	38	180	225			Ω
		3 V	29	150	190			
		4.5 V	21	75	100			
r <sub>on(p)</sub>	Peak on-state resistance  I <sub>T</sub> = -1 mA, V <sub>I</sub> = V <sub>CC</sub> to GND, V <sub>C</sub> = V <sub>IH</sub>	2.3 V	143	500	600			Ω
		3 V	57	180	225			
		4.5 V	31	100	125			
Δr <sub>on</sub>	Difference in on-state resistance between switches  I <sub>T</sub> = -1 mA, V <sub>I</sub> = V <sub>CC</sub> to GND, V <sub>C</sub> = V <sub>IH</sub>	2.3 V	6	30	40			Ω
		3 V	3	20	30			
		4.5 V	2	15	20			
I <sub>I</sub>	Control input current  V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		±0.1		±1	μA	
I <sub>S(off)</sub>	Off-state switch leakage current  V <sub>I</sub> = V <sub>CC</sub> and V <sub>O</sub> = GND, or V <sub>I</sub> = GND and V <sub>O</sub> = V <sub>CC</sub> , V <sub>C</sub> = V <sub>IL</sub> (see Figure 2)	5.5 V		±0.1		±1	μA	
I <sub>S(on)</sub>	On-state switch leakage current  V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>C</sub> = V <sub>IH</sub> (see Figure 3)	5.5 V		±0.1		±1	μA	
I <sub>CC</sub>	Supply current  V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V				20	μA	
C <sub>ic</sub>	Control input capacitance			1.5			pF	
C <sub>io</sub>	Switch input/output capacitance			5.5			pF	
C <sub>F</sub>	Feed-through capacitance			0.5			pF	

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$ $t_{PHL}$	Propagation delay time A or B	B or A	$C_L = 15 \text{ pF}$ , (see Figure 4)		1.2	10		16	ns
$t_{PZH}$ $t_{PZL}$	Switch turn-on time C	A or B	$C_L = 15 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3.3	15		20	ns
$t_{PLZ}$ $t_{PHZ}$	Switch turn-off time C	A or B	$C_L = 15 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		6	15		23	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay time A or B	B or A	$C_L = 50 \text{ pF}$ , (see Figure 4)		2.6	12		18	ns
$t_{PZH}$ $t_{PZL}$	Switch turn-on time C	A or B	$C_L = 50 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		4.2	25		32	ns
$t_{PLZ}$ $t_{PHZ}$	Switch turn-off time C	A or B	$C_L = 50 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		9.6	25		32	ns

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$ $t_{PHL}$	Propagation delay time A or B	B or A	$C_L = 15 \text{ pF}$ , (see Figure 4)		0.8	6		10	ns
$t_{PZH}$ $t_{PZL}$	Switch turn-on time C	A or B	$C_L = 15 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		2.3	11		15	ns
$t_{PLZ}$ $t_{PHZ}$	Switch turn-off time C	A or B	$C_L = 15 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		4.5	11		15	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay time A or B	B or A	$C_L = 50 \text{ pF}$ , (see Figure 4)		1.5	9		12	ns
$t_{PZH}$ $t_{PZL}$	Switch turn-on time C	A or B	$C_L = 50 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		3	18		22	ns
$t_{PLZ}$ $t_{PHZ}$	Switch turn-off time C	A or B	$C_L = 50 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)		7.2	18		22	ns

# SN74AHC4066

## QUADRUPLE BILATERAL ANALOG SWITCH

SCLS511 – JUNE 2003

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
				MIN	TYP	MAX			
$t_{PLH}$ $t_{PHL}$	Propagation delay time	A or B	$C_L = 15 \text{ pF}$ , (see Figure 4)	0.3	4	7	7	ns	
$t_{PZH}$ $t_{PZL}$	Switch turn-on time	C	$C_L = 15 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)	1.6	7	10	10	ns	
$t_{PLZ}$ $t_{PHZ}$	Switch turn-off time	C	$C_L = 15 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)	3.2	7	10	10	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay time	A or B	$C_L = 50 \text{ pF}$ , (see Figure 4)	0.6	6	8	8	ns	
$t_{PZH}$ $t_{PZL}$	Switch turn-on time	C	$C_L = 50 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)	2.1	12	16	16	ns	
$t_{PLZ}$ $t_{PHZ}$	Switch turn-off time	C	$C_L = 50 \text{ pF}$ , $R_L = 1 \text{ k}\Omega$ (see Figure 5)	5.1	12	16	16	ns	

**analog switch characteristics over operating free-air temperature range (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			UNIT
					MIN	TYP	MAX	
Frequency response (switch on)	A or B	B or A	$C_L = 50 \text{ pF}$ , $R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz}$ (sine wave) $20\log_{10}(V_O/V_I) = -3 \text{ dB}$ (see Figure 6)	2.3 V	30			MHz
				3 V	35			
				4.5 V	50			
Crosstalk (between any switches)	A or B	B or A	$C_L = 50 \text{ pF}$ , $R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 7)	2.3 V	-45			dB
				3 V	-45			
				4.5 V	-45			
Crosstalk (control input to signal output)	C	A or B	$C_L = 50 \text{ pF}$ , $R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz}$ (square wave) (see Figure 8)	2.3 V	15			mV
				3 V	20			
				4.5 V	50			
Feed-through attenuation (switch off)	A or B	B or A	$C_L = 50 \text{ pF}$ , $R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz}$ (see Figure 9)	2.3 V	-40			dB
				3 V	-40			
				4.5 V	-40			
Sine-wave distortion	A or B	B or A	$C_L = 50 \text{ pF}$ , $R_L = 10 \text{ k}\Omega$ , $f_{in} = 1 \text{ kHz}$ (sine wave) (see Figure 10)	$V_I = 2 \text{ V}_{\text{p-p}}$	2.3 V	0.1		%
				$V_I = 2.5 \text{ V}_{\text{p-p}}$	3 V	0.1		
				$V_I = 4 \text{ V}_{\text{p-p}}$	4.5 V	0.1		

**operating characteristics,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	$C_L = 50 \text{ pF}$ , $f = 10 \text{ MHz}$	4.5	pF

PARAMETER MEASUREMENT INFORMATION




Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Leakage-Current Test Circuit

## PARAMETER MEASUREMENT INFORMATION






Figure 4. Propagation Delay Time, Signal Input to Signal Output

PARAMETER MEASUREMENT INFORMATION



TEST	S1	S2
t <sub>PZL</sub>	GND	V <sub>CC</sub>
t <sub>PZH</sub>	V <sub>CC</sub>	GND
t <sub>PLZ</sub>	GND	V <sub>CC</sub>
t <sub>PHZ</sub>	V <sub>CC</sub>	GND




Figure 5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output

## PARAMETER MEASUREMENT INFORMATION




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk (Control Input – Switch Output)

PARAMETER MEASUREMENT INFORMATION




Figure 9. Feed-Through Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74AHC4066D	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/Level-1-235C-UNLIM
SN74AHC4066DBR	ACTIVE	SSOP	DB	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/Level-1-235C-UNLIM
SN74AHC4066DGVR	ACTIVE	TVSOP	DGV	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC4066DR	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/Level-1-235C-UNLIM
SN74AHC4066N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74AHC4066NSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/Level-1-235C-UNLIM
SN74AHC4066PW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC4066PWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74AHC4066RGYR	ACTIVE	QFN	RGY	14	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.


△ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

△ The 20 pin end lead shoulder width is a vendor option, either half or full width.

## DGV (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE


24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

## D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- Falls within JEDEC MS-012 variation AB.

RGY (S-PQFP-N14)

## PLASTIC QUAD FLATPACK



### Bottom View

4203539-2/G 04/2005

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
B. This drawing is subject to change without notice.  
C. QFN (Quad Flatpack No-Lead) package configuration.

 The package thermal pad must be soldered to the board for thermal and mechanical performance.

 Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

F. Package complies to JEDEC MO-241 variation BA.

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

## PLASTIC SMALL-OUTLINE PACKAGE

**14-PINS SHOWN**




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

28 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	amplifier.ti.com	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	dataconverter.ti.com	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	dsp.ti.com	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	interface.ti.com	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	logic.ti.com	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	power.ti.com	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	microcontroller.ti.com	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

[www.AllDataSheet.com](http://www.AllDataSheet.com)

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

[www.AllDataSheet.com](http://www.AllDataSheet.com)