DATA SHEET



MOS INTEGRATED CIRCUIT $\mu PD75P0016$

4-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD75P0016 replaces the μ PD750008's internal mask ROM with a one-time PROM and features expanded ROM capacity.

Because the μ PD75P0016 supports programming by users, it is suitable for use in prototype testing for system development using the μ PD750004, 750006, or 750008 products, and for use in small-lot production.

Detailed information about product features and specifications can be found in the following document μ PD750008 User's Manual: U10740E

FEATURES

- Compatible with μ PD750008
- Memory capacity:
 - \bullet PROM : 16384 \times 8 bits
 - RAM : 512×4 bits
- Can operate in same power supply voltage as the mask ROM version μ PD750008
 - V_{DD} = 2.2 to 5.5 V
- ★ Supports QTOP[™] microcontroller
 - **Remark** QTOP Microcontroller is the general name for a total support service that includes imprinting, marking, screening, and verifying one-time PROM single-chip microcontrollers offered by NEC.

ORDERING INFORMATION

Part number	Package	ROM (× 8 bits)
μPD75P0016CU	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	16384
μ PD75P0016GB-3BS-MTX	44-pin plastic QFP (10 $ imes$ 10 mm, 0.8-mm pitch)	16384

Caution On-chip pull-up resistors by mask option cannot be provided.

The information in this document is subject to change without notice.

FUNCTION LIST


Item			Function		
Instruction execution time		 0.95, 1.91, 3.81, 15.3 μs (main system clock: at 4.19 MHz operation) 0.67, 1.33, 2.67, 10.7 μs (main system clock: at 6.0 MHz operation) 122 μs (subsystem clock: at 32.768 kHz operation) 			
On-chip memory		PROM	163	16384 × 8 bits	
		RAM	512	× 4 bits	
General register				 In 4-bit operation: 8 × 4 banks In 8-bit operation: 4 × 4 banks 	
I/O port	CMOS input	t	8	Connection of on-chip pull-up resistor specifiable by software: 7	
	CMOS I/O		18	Direct LED drive capability Connection of on-chip pull-up resistor specifiable by software: 18	
	N-ch open c	Irain I/O	8	Direct LED drive capability 13 V withstand voltage	
	Total		34		
Timer			 4 channels 8-bit timer/event counter: 1 channel 8-bit timer counter: 1 channel Basic interval timer/watchdog timer: 1 channel Watch timer: 1 channel 		
Serial interface			 3-wire serial I/O mode Switching of MSB/LSB-first 2-wire serial I/O mode SBI mode 		
Bit sequential buffer	r (BSB)		16 b	its	
Clock output (PCL)				 Φ, 524, 262, 65.5 kHz (main system clock: at 4.19 MHz operation) Φ, 750, 375, 93.8 kHz (main system clock: at 6.0 MHz operation) 	
Buzzer output (BUZ)			 2, 4, 32 kHz (main system clock: at 4.19 MHz operation or subsystem clock: at 32.768 kHz operation) 2.93, 5.86, 46.9 kHz (main system clock: at 6.0 MHz operation) 		
Vectored interrupt			External: 3 Internal: 4		
Test input			External: 1 Internal: 1		
System clock oscillation circuit		Main system clock oscillation ceramic/crystal oscillation circuit Subsystem clock oscillation crystal oscillation circuit			
Standby function		STOP/HALT mode			
Operating ambient temperature		$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$			
Supply voltage		V _{DD} = 2.2 to 5.5 V			
Package		42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 44-pin plastic QFP (10×10 mm, 0.8-mm pitch)			

TABLE OF CONTENTS

1.	PIN CONFIGURATION
2.	BLOCK DIAGRAM
3.	PIN FUNCTIONS 7 3.1 Port Pins 7
	 3.2 Non-port Pins
	3.4 Handling of Unused Pins 11
4.	SWITCHING BETWEEN MK I AND MK II MODES 12
	4.1 Differences between Mk I Mode and Mk II Mode 12
	4.2 Setting of Stack Bank Selection (SBS) Register
5.	DIFFERENCES BETWEEN μ PD75P0016 AND μ PD750004, 750006, AND 750008 14
6.	MEMORY CONFIGURATION
7.	INSTRUCTION SET 17
8.	ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY 28
	8.1 Operation Modes for Program Memory Write/Verify
	8.2 Steps in Program Memory Write Operation
	8.3 Steps in Program Memory Read Operation
	8.4 One-Time PROM Screening
9.	ELECTRICAL SPECIFICATIONS
10.	CHARACTERISTIC CURVES (REFERENCE VALUE)
11.	PACKAGE DRAWINGS
12.	RECOMMENDED SOLDERING CONDITIONS
AP	PENDIX A. FUNCTION LIST OF μ PD75008, 750008, 75P0016
AP	PENDIX B. DEVELOPMENT TOOLS
AP	PENDIX C. RELATED DOCUMENTS


1. PIN CONFIGURATION (Top View)

 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) μPD75P0016CU



Note Directly connect VPP to VDD in the normal operation mode.

• 44-pin plastic QFP (10 \times 10 mm, 0.8-mm pitch) μ PD75P0016GB-3BS-MTX




Note Directly connect VPP to VDD in the normal operation mode.

PIN IDENTIFICATIONS

P00-P03	: Port0	SCK	: Serial Clock
P10-P13	: Port1	SI	: Serial Input
P20-P23	: Port2	SO	: Serial Output
P30-P33	: Port3	SB0, SB1	: Serial Data Bus 0,1
P40-P43	: Port4	RESET	: Reset
P50-P53	: Port5	TIO	: Timer Input 0
P60-P63	: Port6	PTO0, PTO1	: Programmable Timer Output 0, 1
P70-P73	: Port7	BUZ	: Buzzer Clock
P80, P81	: Port8	PCL	: Programmable Clock
KR0-KR7	: Key Return 0-7	INT0, 1, 4	: External Vectored Interrupt 0, 1, 4
Vdd	: Positive Power Supply	INT2	: External Test Input 2
Vss	: Ground	X1, X2	: Main System Clock Oscillation 1, 2
Vpp	: Programming Power Supply	XT1, XT2	: Subsystem Clock Oscillation 1, 2
NC	: No Connection	MD0-MD3	: Mode Selection 0-3
		D0-D7	: Data Bus 0-7

2. BLOCK DIAGRAM



*

*

3. PIN FUNCTIONS

3.1 Port Pins

Pin name	I/O	Shared by	Function		When reset	I/O circui type ^{Note}
P00	I	INT4	This is a 4-bit input port (PORT0). For P01 to P03, on-chip pull-up resistor connections are software-specifiable in 3-bit units.		Input	
P01	I/O	SCK				<f>-A</f>
P02	I/O	SO/SB0	_			<f>-B</f>
P03	I/O	SI/SB1	_			<m>-C</m>
P10	I	INT0	This is a 4-bit input port (PORT1).	×	Input	-C
P11		INT1	On-chip pull-up resistor connections are software- specifiable in 4-bit units.			
P12		INT2	 P10/INT0 can select noise elimination circuit. 			
P13		TIO	_			
P20	I/O	PTO0	This is a 4-bit I/O port (PORT2).	×	Input	E-B
P21		PTO1	On-chip pull-up resistor connections are software- specifiable in 4-bit units.			
P22		PCL				
P23		BUZ	_			
P30	I/O	MD0	This is a programmable 4-bit I/O port (PORT3).	×	Input	E-B
P31		MD1	Input and output can be specified in single-bit units. On-chip pull-up resistor connections are			
P32		MD2	software-specifiable in 4-bit units.			
P33		MD3				
P40 Note 2	I/O	D0	This is an N-ch open-drain 4-bit I/O port (PORT4).		High	мп
P41 Note 2		D1	In the open-drain mode, withstands up to 13 V.		impedance	M-E
P42 Note 2		D2				
P43 Note 2		D3	_			
P50 Note 2	I/O	D4	This is an N-ch open-drain 4-bit I/O port (PORT5).		High	
P51 Note 2		D5			impedance	M-E
P52 Note 2		D6				
P53 Note 2		D7	_			
P60	I/O	KR0	This is a programmable 4-bit I/O port (PORT6).	0	Input	<f>-A</f>
P61		KR1	Input and output can be specified in single-bit units. On-chip pull-up resistor connections are software-			
P62	-	KR2	specifiable in 4-bit units.			
P63	-	KR3				
P70	I/O	KR4	This is a 4-bit I/O port (PORT7).		Input	<f>-A</f>
P71	1	KR5	On-chip pull-up resistor connections are software- specifiable in 4-bit units.			
P72	1	KR6				
P73	1	KR7				
P80	I/O	_	This is a 2-bit I/O port (PORT8).	×	Input	E-B
P81	1	_	On-chip pull-up resistor connections are software- specifiable in 2-bit units.			

Notes 1. Circuit types enclosed in brackets indicate Schmitt triggered inputs.

2. Low-level input current leakage increases when input instructions or bit manipulation instructions are executed.

3.2 Non-port Pins

Pin name	I/O	Shared by	Function		When reset	I/O circuit type Note 1
TIO	I	P13	External event pulse input to timer/event counter		Input	-C
PTO0	0	P20	Timer/event counter output	Timer/event counter output		E-B
PTO1		P21	Timer counter output			
PCL		P22	Clock output			
BUZ		P23	Outputs any frequency (for buzzer or sy	stem clock trimming)		
SCK	I/O	P01	Serial clock I/O		Input	<f>-A</f>
SO/SB0		P02	Serial data output Serial data bus I/O			<f>-B</f>
SI/SB1		P03	Serial data input Serial data bus I/O			<m>-C</m>
INT4	I	P00	Edge-triggered vectored interrupt input (Detects both rising and falling edges).			
INT0	I	P10	Edge-triggered vectored interrupt input (detected edge is selectable).	With noise eliminator /asynch selectable	Input	-C
INT1		P11	INT0/P10 can select noise elimination circuit.	Asynch		
INT2		P12	Rising edge-triggered testable input	Asynch		
KR0-KR3	I	P60-P63	Falling edge-triggered testable input		Input	<f>-A</f>
KR4-KR7	Ι	P70-P73	Falling edge-triggered testable input		Input	<f>-A</f>
X1	1	—	Ceramic/crystal resonator connection for main system clock.		_	-
X2	_		If using an external clock, input it to X1 inverted clock to X2.	and input the		
XT1	I	_	Crystal resonator connection for subsys	tem clock.		_
XT2			If using an external clock, input it to XT1 ed clock to X2. XT1 can be used as a 1			
RESET	I	_	System reset input (low level active)		_	
MD0-MD3	I	P30-P33	Mode selection for program memory (P	ROM) write/verify.	Input	E-B
D0-D3	I/O	P40-P43	Data bus pin for program memory (PROM) write/verify.		Input	M-E
D4-D7	-	P50-P53				
V _{PP} Note 2	_	_	Programmable voltage supply in program memory (PROM) write/verify mode. In normal operation mode, connect directly to VDD. Apply +12.5 V in PROM write/verify mode.		_	_
Vdd	_	—	Positive power supply		_	
Vss	_	_	Ground potential			_


*

Notes 1. Circuit types enclosed in brackets indicate Schmitt triggered inputs.


2. During normal operation, the VPP pin will not operate normally unless connected to VDD pin.

3.3 I/O Circuits for Pins

The I/O circuits for the μ PD75P0016's pin are shown in schematic diagrams below.



(Continued)



3.4 Handling of Unused Pins

 \star

Pin	Recommended connection
P00/INT4	Connect to Vss or VDD
P01/SCK	Individually connect to Vss or VDD via resistor
P02/SO/SB0	
P03/SI/SB1	Connect to Vss
P10/INT0-P12/INT2	Connect to Vss or VDD
P13/TI0	
P20/PTO0	Input mode : individually connect to Vss or Vbb
P21/PTO1	via resistor Output mode : open
P22/PCL	
P23/BUZ	
P30/MD0-P33/MD3	
P40/D0-P43/D3	Connect to Vss
P50/D4-P53/D7	
P60/KR0-P63/KR3	Input mode : individually connect to Vss or Vbb
P70/KR4-P73/KR7	via resistor Output mode : open
P80, P81	
XT1 ^{Note}	Connect to Vss
XT2 ^{Note}	Open
Vpp	Make sure to connect directly to VDD

Note When the subsystem clock is not used, set SOS. 0 to 1 (not to use the internal feedback resistor).

4. SWITCHING BETWEEN MK I AND MK II MODES

Setting a stack bank selection (SBS) register for the μ PD75P0016 enables the program memory to be switched between the Mk I mode and the Mk II mode. This capability enables the evaluation of the μ PD750004, 750006, or 750008 using the μ PD75P0016.

When the SBS bit 3 is set to 1: sets Mk I mode (corresponds to Mk I mode of μ PD750004, 750006, and 750008) When the SBS bit 3 is set to 0: sets Mk II mode (corresponds to Mk II mode of μ PD750004, 750006, and 750008)

4.1 Differences between Mk I Mode and Mk II Mode

Table 4-1 lists the differences between the Mk I mode and the Mk II mode of the μ PD75P0016.

Item		Mk I mode	Mk II mode		
Program count	er	PC13-0	PC13-0		
Program memo	ory (bytes)	16384			
Data memory (bits)	512 × 4			
Stack	Stack bank	Selectable from memory banks 0 and 1			
	Stack bytes	2 bytes	3 bytes		
Instruction	BRA !addr1 CALLA !addr1	None	Provided		
Instruction	CALL !addr	3 machine cycles	4 machine cycles		
execution time	CALLF !faddr	2 machine cycles	3 machine cycles		
Supported mask ROM versions and mode		Mk I mode of μPD750004, 750006, and Mk II mode of μPD750004, 750 750008 750008			

Table 4-1. Differences between Mk I Mode and Mk II Mode

★ Caution The Mk II mode supports a program area which exceeds 16K bytes in the 75X and 75XL series. This mode enhances the software compatibility with products which have more than 16K bytes. When the Mk II mode is selected, the number of stack bytes used in execution of a subroutine call instruction increases by 1 per stack for the usable area compared to the Mk I mode. Furthermore, when a CALL !addr, or CALLF !faddr instruction is used, each instruction takes another machine cycle. Therefore, when more importance is attached to RAM utilization or throughput than software compatibility, use the Mk I mode.

4.2 Setting of Stack Bank Selection (SBS) Register

Use the stack bank selection register to switch between the Mk I mode and the Mk II mode. Figure 4-1 shows the format for doing this.

The stack bank selection register is set using a 4-bit memory manipulation instruction. When using the Mk I mode, be sure to initialize the stack bank selection register to $100 \times B^{Note}$ at the beginning of the program. When using the Mk II mode, be sure to initialize it to $000 \times B^{Note}$.

Note Set the desired value for \times .




Figure 4-1. Format of Stack Bank Selection Register

Caution SBS3 is set to "1" after RESET input, and consequently the CPU operates in the Mk I mode. When using instructions for the Mk II mode, set SBS3 to "0" to enter the Mk II mode before using the instructions.

5. DIFFERENCES BETWEEN μ PD75P0016 AND μ PD750004, 750006, AND 750008

The μ PD75P0016 replaces the internal mask ROM in the μ PD750004, 750006, and 750008 with a one-time PROM and features expanded ROM capacity. The μ PD75P0016's Mk I mode supports the Mk I mode in the μ PD750004, 750006, and 750008 and the μ PD75P0016's Mk II mode supports the Mk II mode in the μ PD750004, 750006, and 750008.

Table 5-2 lists differences among the μ PD75P0016 and the μ PD750004, 750006, and 750008. Be sure to check the differences between corresponding versions beforehand, especially when a PROM version is used for debugging or prototype testing of application systems and later the corresponding mask ROM version is used for full-scale production.

Please refer to the μ PD750008 User's Manual (U10740E) for details on CPU functions and on-chip hardware.

	Item	μPD750004	μPD750006	μPD750008	μPD75P0016	
Program counter		12-bit	13-bit		14-bit	
Program memory (bytes)		Mask ROM 4096	Mask ROM Mask ROM 6144 8192		One-time PROM 16384	
Data memory (×	4 bits)	512	512			
Mask options	Pull-up resistor for port 4 and port 5	Yes (On-chip/not or	n-chip can be specified	.)	No (On-chip not possible)	
	Wait time when RESET	Yes (2 ¹⁷ /f _x or 2 ¹⁵ /f _x) ¹	Note		No (fixed at $2^{15}/f_x$) Note	
	Feedback resistor for subsystem clock	Yes (can select usable or unusable.)			No (usable)	
Pin connection	Pins 6-9 (CU)	P33-P30			P33/MD3-P30/MD0	
	Pins 23-26 (GB)					
	Pin 20 (CU)	IC			Vpp	
	Pin 38 (GB)					
	Pins 34-37 (CU)	P53-P50			P53/D7-P50/D4	
	Pins 8-11 (GB)					
	Pins 38-41 (CU)	P43-P40		0 P43/D3-P40/D0		
	Pins 13-16 (GB)					
Other		Noise resistance and noise radiation may differ due to the different circuit complexities mask layouts.			ircuit complexities and	


Table 5-1. Differences between μ PD75P0016 and μ PD750004, 750006, and 750008


Note $2^{17}/f_x$: 21.8 ms @ 6.0 MHz, 31.3 ms @ 4.19 MHz $2^{15}/f_x$: 5.46 ms @ 6.0 MHz, 7.81 ms @ 4.19 MHz

Caution Noise resistance and noise radiation are different in PROM version and mask ROM versions. If using a mask ROM version instead of the PROM version for processes between prototype development and full production, be sure to fully evaluate the CS of the mask ROM version (not ES).

*

6. MEMORY CONFIGURATION





Note Can be used only at Mk II mode.

Remark For instructions other than those noted above, the "BR PCDE" and "BR PCXA" instructions can be used to branch to addresses with changes in the PC's lower 8 bits only.




Figure 6-2. Data Memory Map

Note For the stack area, one memory bank can be selected from memory bank 0 or 1.

7. INSTRUCTION SET

(1) Representation and coding formats for operands

In the instruction's operand area, use the following coding format to describe operands corresponding to the instruction's operand representations (for further description, refer to the **RA75X Assembler Package User's Manual [EEU-1363]**). When there are several codes, select and use just one. Upper-case letters, and + and – symbols are key words that should be entered as they are.

For immediate data, enter an appropriate numerical value or label.

Instead of mem, fmem, pmem, bit, etc, a register flag symbol can be described as a label descriptor. (For further description, refer to the μ PD750008 User's Manual [U10740E]) Labels that can be entered for fmem and pmem are restricted.

Representation	Coding format
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label Note
bit	2-bit immediate data or label
fmem	FB0H-FBFH, FF0H-FFFH immediate data or label
pmem	FC0H-FFFH immediate data or label
addr	0000H-3FFFH immediate data or label
addr1	0000H-3FFFH immediate data or label (in Mk II mode only)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H-7FH immediate data (however, bit0 = 0) or label
PORTn	PORT0-PORT8
IEXXX	IEBT, IECSI, IET0, IET1, IE0-IE2, IE4, IEW
RBn	RB0-RB3
MBn	MB0, MB1, MB15

Note When processing 8-bit data, only even addresses can be specified.

(2) Operati	on legend
А	: A register; 4-bit accumulator
В	: B register
С	: C register
D	: D register
E	: E register
Н	: H register
L	: L register
Х	: X register
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC)
DE	: Register pair (DE)
HL	: Register pair (HL)
XA'	: Expansion register pair (XA')
BC'	: Expansion register pair (BC')
DE'	: Expansion register pair (DE')
HL'	: Expansion register pair (HL')
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
RBE	: Register bank enable flag
	: Port n (n = 0 to 8)
IME	: Interrupt master enable flag
IPS	: Interrupt priority select register
IExxx	
RBS	: Register bank select register
MBS	: Memory bank select register
PCC	: Processor clock control register
•	: Delimiter for address and bit
(××)	: Contents of address ××
××Н	: Hexadecimal data

(3) Description of symbols used in addressing area

	MB = MBE • MBS	A	
*1	MBS = 0, 1, 15		
*2	MB = 0		
	MBE = 0 : MB = 0 (000H-07FH)		
*3	MB = 15 (F80H-FFFH)	Data memory addressing	
3	MBE = 1 : MB = MBS		
	MBS = 0, 1, 15		
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFH		
*5	MB = 15, pmem = FC0H-FFFH	, The second sec	
*6	addr = 0000H-3FFFH		
*7	addr, addr1 = (Current PC) -15 to (Current PC) -1		
,	(Current PC) +2 to (Current PC) +16		
	caddr = 0000H-0FFFH (PC13, 12 = 00B) or		
*8	1000H-1FFFH (PC13, 12 = 01B) or	Program memory	
0	2000H-2FFFH (PC13, 12 = 10B) or	addressing	
	3000H-3FFFH (PC13, 12 = 11B)		
*9	faddr = 0000H-07FFH		
*10	taddr = 0020H-007FH		
*11	addr1 = 0000H-3FFFH (Mk II mode only)		

Remarks 1. MB indicates access-enabled memory banks.

- **2.** In area *2, MB = 0 for both MBE and MBS.
- **3.** In areas *4 and *5, MB = 15 for both MBE and MBS.
- **4.** Areas *6 to *11 indicate corresponding address-enabled areas.

(4) Description of machine cycles

S indicates the number of machine cycles required for skipping of skip-specified instructions. The value of S varies as shown below.

- No skip S = 0
- Skipped instruction is 1-byte or 2-byte instruction S = 1
- Skipped instruction is 3-byte instruction Note S = 2

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, CALLA !addr1

Caution The GETI instruction is skipped for one machine cycle.

One machine cycle equals one cycle (= tcr) of the CPU clock Φ . Use the PCC setting to select among four cycle times.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Transfer	MOV	A, # n4	1	1	$A \leftarrow n4$		String-effect A
		reg1, # n4	2	2	$reg1 \leftarrow n4$		
		XA, # n8	2	2	$XA \leftarrow n8$		String-effect A
		HL, # n8	2	2	$HL \gets n8$		String-effect B
		rp2, # n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \gets (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	$(HL) \gets A$	*1	
		@HL, XA	2	2	$(HL) \gets XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \gets (mem)$	*3	
		mem, A	2	2	$(mem) \gets A$	*3	
		mem, XA	2	2	$(mem) \gets XA$	*3	
		A, reg	2	2	$A \leftarrow reg$		
		XA, rp'	2	2	$XA \leftarrow rp'$		
		reg1, A	2	2	$reg1 \leftarrow A$		
		rp'1, XA	2	2	$rp'1 \leftarrow XA$		
	ХСН	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2 + S	A \leftrightarrow (HL), then L \leftarrow L + 1	*1	L = 0
		A, @HL–	1	2 + S	A \leftrightarrow (HL), then L \leftarrow L – 1	*1	L = FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow reg1$		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		
Table	MOVT	XA, @PCDE	1	3	$XA \leftarrow (PC_{13-8} + DE)$ rom		
reference		XA, @PCXA	1	3	$XA \gets (PC_{13\text{-}8} + XA)_{ROM}$		
		XA, @BCDE	1	3	XA ← (BCDE) _{ROM} Note	*6	
		XA, @BCXA	1	3	$XA \leftarrow (BCXA)_{ROM}$ Note	*6	

Note As for the B register, only the lower 2 bits are valid.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \gets (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bit	2	2	CY ← (H + mem₃-₀.bit)	*1	
		fmem.bit, CY	2	2	$(fmem.bit) \leftarrow CY$	*4	
		pmem.@L, CY	2	2	$(pmem7-2 + L3-2.bit(L1-0)) \leftarrow CY$	*5	
		@H + mem.bit, CY	2	2	(H + mem₃-₀.bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1 + S	$A \leftarrow A + n4$		carry
		XA, #n8	2	2 + S	$XA \leftarrow XA + n8$		carry
		A, @HL	1	1 + S	$A \gets A + (HL)$	*1	carry
		XA, rp'	2	2 + S	$XA \leftarrow XA + rp'$		carry
		rp'1, XA	2	2 + S	$rp'1 \leftarrow rp'1 + XA$		carry
	ADDC	A, @HL	1	1	$A,CY \gets A + (HL) + CY$	*1	
		XA, rp'	2	2	$XA, CY \gets XA + rp' + CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 + XA + CY$		
	SUBS	A, @HL	1	1 + S	$A \gets A - (HL)$	*1	borrow
		XA, rp'	2	2 + S	$XA \leftarrow XA - rp'$		borrow
		rp'1, XA	2	2 + S	$rp'1 \leftarrow rp'1 - XA$		borrow
	SUBC	A, @HL	1	1	$A,CY\leftarrowA-(HL)-CY$	*1	
		XA, rp'	2	2	$XA,CY \gets XA - rp' - CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 - XA - CY$		
	AND	A, #n4	2	2	$A \leftarrow A \land n4$		
		A, @HL	1	1	$A \gets A \land (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \land rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \land XA$		
	OR	A, #n4	2	2	A ← A v n4		
		A, @HL	1	1	$A \gets A \lor (HL)$	*1	
		XA, rp'	2	2	$XA \gets XA \ v \ rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 v XA		
	XOR	A, #n4	2	2	A ← A ¥ n4		
		A, @HL	1	1	$A \leftarrow A \not \forall (HL)$	*1	
		XA, rp'	2	2	XA ← XA ¥ rp'		
		rp'1, XA	2	2	rp'1 ← rp'1 v XA		

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Accumulator	RORC	А	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
manipulate	NOT	A	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	reg ← reg + 1		reg = 0
decrement		rp1	1	1 + S	rp1 ← rp1 + 1		rp1 = 00H
		@HL	2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	(mem) ← (mem) + 1	*3	(mem) = 0
	DECS	reg	1	1 + S	$reg \leftarrow reg - 1$		reg = FH
		rp'	2	2 + S	$rp' \leftarrow rp' - 1$		rp' = FFH
Compare	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 +S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipulate	CLR1	CY	1	1	$CY \leftarrow 0$		
	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Memory bit	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipulate		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	(pmem7-2 + L3-2.bit(L1-0)) ← 1	*5	
		@H + mem.bit	2	2	(H + mem₃-0.bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	(pmem7-2 + L3-2.bit(L1-0)) ← 0	*5	
		@H + mem.bit	2	2	$(H + mem_{3-0}.bit) \leftarrow 0$	*1	
	SKT	mem.bit	2	2 + S	Skip if(mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit(L1-0)) = 1	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if(H + mem3-0.bit) = 1	*1	(@H + mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if(mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit(L1-0)) = 0	*5	(pmem.@L) = 0
		@H + mem.bit	2	2 + S	Skip if(H + mem3-0.bit) = 0	*1	(@H + mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if(fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit (L1-0)) = 1 and clear	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if(H + mem3-0.bit) = 1 and clear	*1	(@H + mem.bit) = 1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bit	2	2	$CY \leftarrow CY \land (H + mem_{3-0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY v (fmem.bit)$	*4	
		CY, pmem.@L	2	2	CY ← CY v (pmem7-2 + L3-2.bit(L1-0))	*5	
		CY, @H + mem.bit	2	2	CY ← CY v (H + mem3-0.bit)	*1	
	XOR1	CY, fmem.bit	2	2	$CY \gets CY \not \forall \text{ (fmem.bit)}$	*4	
		CY, pmem.@L	2	2	CY ← CY ∀ (pmem7-2 + L3-2.bit(L1-0))	*5	
		CY, @H + mem.bit	2	2	CY ← CY v (H + mem ₃₋₀ .bit)	*1	

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Branch	BR Note 1	addr			PC13-0 ← addr Assembler selects the most appropriate instruction among the following: • BR !addr • BRCB !caddr • BR \$addr	*6	
		addr1		_	PC13-0 ← addr1 Assembler selects the most appropriate instruction among the following: • BRA !addr1 • BR !addr • BRCB !caddr • BR \$addr1	*11	
		!addr	3	3	PC13-0 ← addr	*6	
		\$addr	1	2	PC13-0 ← addr	*7	
		\$addr1	1	2	PC13-0 ← addr1		
		PCDE	2	3	PC13-0 ← PC13-8 + DE		
		PCXA	2	3	PC13-0 ← PC13-8 + XA		
		BCDE	2	3	$PC_{13\text{-}0} \gets BCDE^{Note 2}$	*6	
		BCXA	2	3	PC13-0 ← BCXA Note 2	*6	
	BRA Note 1	!addr1	3	3	PC13-0 ← addr1	*11	
	BRCB	!caddr	2	2	$PC_{13\text{-}0} \leftarrow PC_{13,\ 12} + caddr_{11\text{-}0}$	*8	

Notes 1. Shaded areas indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.2. As for the B register, only the lower 2 bits are valid.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine	CALLA Note	!addr1	3	3	$(SP-5) \leftarrow 0, 0, PC_{13,12}$	*11	
stack control					$(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$		
					$(SP - 2) \leftarrow \times, \times, MBE, RBE$		
					$PC_{13-0} \leftarrow addr1, SP \leftarrow SP - 6$		
	CALL Note	!addr	3	3	$(SP-4)(SP-1)(SP-2) \leftarrow PC_{11-0}$	*6	
					$(SP-3) \leftarrow (MBE, RBE, PC_{13, 12})$		
					$PC_{13-0} \leftarrow addr, SP \leftarrow SP - 4$	-	
				4	(SP − 5) ← 0, 0, PC _{13,12}		
					$(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$		
					$(SP-2) \leftarrow \times, \times, MBE, RBE$		
					$PC_{13-0} \leftarrow addr, SP \leftarrow SP - 6$		
	CALLF Note	!faddr	2	2	$(SP-4)(SP-1)(SP-2) \gets PC_{^{11-0}}$	*9	
					$(SP-3) \leftarrow (MBE, RBE, PC_{13, 12})$		
					$PC_{13-0} \leftarrow 000 + faddr, SP \leftarrow SP - 4$		
				3	(SP − 5) ← 0, 0, PC _{13,12}		
					$(SP-6)(SP-3)(SP-4) \leftarrow PC_{11-0}$		
					$(SP - 2) \leftarrow \times, \times, MBE, RBE$		
					PC ₁₃₋₀ ← 000 + faddr,SP ← SP – 6		
	RET Note		1	1 3	(MBE, RBE, PC _{13, 12}) ← (SP + 1)		
					$PC_{11\text{-}0} \to (SP)(SP+3)(SP+2)$		
					$SP \leftarrow SP + 4$		
					$\times, \times, MBE, RBE \leftarrow (SP + 4)$		
					0, 0, PC13-12 ← (SP + 1)		
					PC11-0 ← (SP)(SP + 3)(SP + 2)		
					$SP \leftarrow SP + 6$		
	RETS Note		1	3 + S	(MBE, RBE, PC _{13, 12}) ← (SP + 1)		Unconditional
			'		PC ₁₁₋₀ ← (SP)(SP + 3)(SP + 2)		
					$SP \leftarrow SP + 4$		
					then skip unconditionally		
					$\times, \times, MBE, RBE \leftarrow (SP + 4)$	-	
					0, 0, PC13-12 ← (SP + 1)		
					PC ₁₁₋₀ ← (SP)(SP + 3)(SP + 2)		
					$SP \leftarrow SP + 6$		
					then skip unconditionally		
	RETI Note		1	3	MBE, RBE, PC _{13, 12} \leftarrow (SP + 1)		
				5	PC ₁₁₋₀ \leftarrow (SP)(SP + 3)(SP + 2)		
					$PSW \leftarrow (SP + 4)(SP + 5), SP \leftarrow SP + 6$		
						-	
					0, 0, PC _{13, 12} \leftarrow (SP + 1)		
					$PC_{11-0} \leftarrow (SP)(SP + 3)(SP + 2)$		
					$PSW \leftarrow (SP + 4)(SP + 5), SP \leftarrow SP + 6$		

Note Shaded areas indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine	PUSH	rp	1	1	$(SP - 1)(SP - 2) \leftarrow rp, SP \leftarrow SP - 2$		
stack control		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP + 1)(SP), SP \leftarrow SP + 2$		
		BS	2	2	$MBS \leftarrow (SP+1), RBS \leftarrow (SP), SP \leftarrow SP+2$		
Interrupt	EI		2	2	$IME(IPS.3) \leftarrow 1$		
control		IExxx	2	2	IE××× ← 1		
	DI		2	2	$IME(IPS.3) \leftarrow 0$		
		IExxx	2	2	IE××× ← 0		
I/O	IN Note 1	A, PORTn	2	2	$A \leftarrow PORTn$ (n = 0 - 8)		
		XA, PORTn	2	2	$XA \leftarrow PORTn_{+1}, PORTn (n = 4, 6)$		
	OUT Note 1	PORTn, A	2	2	$PORTn \leftarrow A$ (n = 2 - 8)		
		PORTn, XA	2	2	PORTn+1, PORTn \leftarrow XA (n = 4, 6)		
CPU control	HALT		2	2	Set HALT Mode(PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode(PCC.3 \leftarrow 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	$RBS \leftarrow n (n = 0 - 3)$		
		MBn	2	2	$MBS \leftarrow n (n = 0, 1, 15)$		
	GETI Note 2, 3	taddr	1	3	When using TBR instruction	*10	
					PC₁₃₋₀ ← (taddr)₅₋₀ + (taddr + 1)		
					When using TCALL instruction		
					(SP − 4)(SP − 1)(SP − 2) ← PC ₁₁₋₀		
					$(SP - 3) \leftarrow MBE, RBE, PC_{13, 12}$		
					PC ₁₃₋₀ ← (taddr) ₅₋₀ + (taddr + 1)		
					$SP \leftarrow SP - 4$		
					 When using instruction other than TBR or TCALL Execute (taddr)(taddr + 1) instructions 		Determined by referenced instruction
			1	3	When using TBR instruction	*10	
					PC₁₃₋₀ ← (taddr)₅₋₀ + (taddr + 1)		
				4	When using TCALL instruction		
					(SP − 5) ← 0, 0, PC _{13, 12}		
					$(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$		
					$(SP - 2) \leftarrow \times, \times, MBE, RBE$		
					$PC_{13-0} \leftarrow (taddr)_{5-0} + (taddr + 1)$		
					$SP \leftarrow SP - 6$		
				3	When using instruction other than TBR or TCALL Execute (taddr)(taddr + 1) instructions		Determined by referenced instruction

Notes 1. Before executing the IN or OUT instruction, set MBE to 0 or 1 and set MBS to 15.

- **2.** TBR and TCALL are assembler directives for the GETI instruction's table definitions.
- 3. Shaded areas indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.

8. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY

The program memory in the μ PD75P0016 is a 16384 × 8-bit electronic write-enabled one-time PROM. The pins listed in the table below are used for this PROM's write/verify operations. Clock input from the X1 pins is used instead of address input as a method for updating addresses.

Pin name	Function
Vpp	Pin (usually VDD) where programming voltage is applied during program memory write/verify
X1, X2	Clock input pin for address updating during program memory write/verify. Input the X1 pin's inverted signal to the X2 pin.
MD0/P30-MD3/P33	Operation mode selection pin for program memory write/verify
D0/P40-D3/P43 (lower 4) D4/P50-D7/P53 (higher 4)	8-bit data I/O pin for program memory write/verify
Vdd	Pin where power supply voltage is applied. Power voltage range for normal operation is 2.2 to 5.5 V. Apply 6.0 V for program memory write/verify.

*

Caution Pins not used for program memory write/verify should be processed as follows.

- All unused pins except XT2 Connect to Vss via a pull-down resistor
- XT2 pin Leave open

8.1 Operation Modes for Program Memory Write/Verify

When +6 V is applied to the μ PD75P0016's V_{DD} pin and +12.5 V is applied to its V_{PP} pin, program write/verify modes are in effect. Furthermore, the following detailed operation modes can be specified by setting pins MD0 to MD3 as shown below.

OI	peration mo	de speci	fication			Operation mode
Vpp	Vdd	MD0	MD1	MD2	MD3	
+12.5 V	+6 V	Н	L	н	L	Zero-clear program memory address
		L	Н	н	Н	Write mode
		L	L	н	Н	Verify mode
		н	×	н	Н	Program inhibit mode


Remark X: L or H

★ 8.2 Steps in Program Memory Write Operation

High-speed program memory write can be executed via the following steps.

- (1) Pull down unused pins to Vss via resistors. Set the X1 pin to low.
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Wait 10 μs.
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V to VDD and +12.5 V power to VPP.
- (6) Write data using 1-ms write mode.
- (7) Verify mode. If write is verified, go to step (8) and if write is not verified, go back to steps (6) and (7).
- (8) X [= number of write operations from steps (6) and (7)] \times 1 ms additional write
- (9) 4 pulse inputs to the X1 pin updates (increments +1) the program memory address.
- (10) Repeat steps (6) to (9) until the last address is completed.
- (11) Zero-clear mode for program memory addresses.
- (12) Apply +5 V to the V_DD and V_PP pins.
- (13) Power supply OFF

The following diagram illustrates steps (2) to (9).




★ 8.3 Steps in Program Memory Read Operation

The μ PD75P0016 can read out the program memory contents via the following steps.

- (1) Pull down unused pins to Vss via resistors. Set the X1 pin to low.
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Wait 10 μs.
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V power to VDD and +12.5 V to VPP.
- (6) Verify mode. When a clock pulse is input to the X1 pin, data is output sequentially to one address at a time based on a cycle of four pulse inputs.
- (7) Zero-clear mode for program memory addresses.
- (8) Apply +5 V power to the VDD and VPP pins.
- (9) Power supply OFF

The following diagram illustrates steps (2) to (7).



8.4 One-Time PROM Screening

Due to its structure, the one-time PROM cannot be fully tested before shipment by NEC. Therefore, NEC recommends the screening process, that is, after the required data is written to the PROM and the PROM is stored under the high-temperature conditions shown below, the PROM should be verified.

Storage temperature	Storage time
125°C	24 hours

★ At present, a fee is charged by NEC for one-time PROM after-programming imprinting, screening, and verify service for the QTOP Microcontroller. For details, contact your sales representative.

9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.3 to +7.0	V
PROM supply voltage	Vpp		-0.3 to + 13.5	V
Input voltage	VI1	Other than port 4, 5	-0.3 to VDD +0.3	V
	V ₁₂	Port 4, 5 (N-ch open drain)	-0.3 to + 14	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3	V
High-level output current	Іон	Per pin	-10	mA
		Total of all pins	-30	mA
Low-level output current	lo∟	Per pin	30	mA
		Total of all pins	220	mA
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	Tstg		-65 to +150	°C

Caution If the absolute maximum rating of even one of the parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings are therefore values which, when exceeded, can cause the product to be damaged. Be sure that these values are never exceeded when using the product.

Capacitance ($T_A = 25^{\circ}C$, $V_{DD} = 0 V$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
Output capacitance	Соит	Pins other than tested pins: 0 V			15	pF
I/O capacitance	Сю				15	pF

	Resonator	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
	Ceramic resonator	X1 X2	Oscillation frequency (fx) Note 1	V _{DD} = 2.2 to 5.5 V	1.0		6.0 Note 2	MHz
			Oscillation stabilization time Note 3	After VDD has reached MIN. value of oscillation voltage range			4	ms
	Crystal resonator	X1 X2	Oscillation frequency (fx) Note 1	VDD = 2.2 to 5.5 V	1.0		6.0 Note 2	MHz
			Oscillation stabilization time Note 3	VDD = 4.5 to 5.5 V			10	ms
				V _{DD} = 2.2 to 5.5 V			30	ms
*	External clock		X1 input frequency (f _X) Note 1	V _{DD} = 1.8 to 5.5 V	1.0		6.0 Note 4	MHz
*		Å	X1 input high-, low-level widths (txH, txL)	V _{DD} = 1.8 to 5.5 V	83.3		500	ns

Main System Clock Oscillation Circuit Characteristics (T_A = -40 to $+85^{\circ}$ C)

Notes 1. The oscillation frequency and X1 input frequency shown above indicate characteristics of the oscillation circuit only. For the instruction execution time, refer to AC Characteristics.

1

+

- 2. If the oscillation frequency is 4.7 MHz < fx \le 6.0 MHz at 2.2 V \le V_{DD} < 2.7 V of the supply voltage, please do not set processor clock control register (PCC) = 0011. If PCC = 0011, one machine cycle is less than 0.85 μ s, falling short of the rated value of 0.85 μ s.
- **3.** The oscillation stablilization time is the time required for oscillation to be stabilized after V_{DD} has been applied or STOP mode has been released.
- 4. If the X1 input frequency is 4.19 MHz < $f_x \le 6.0$ MHz at 1.8 V \le V_{DD} < 2.7 V of the supply voltage, please do not set PCC = 0011. If PCC = 0011, one machine cycle time is less than 0.95 μ s, falling short of the rated value of 0.95 μ s.
 - Caution When using the main system clock oscillation circuit, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with other signal lines.
 - Do not route the wiring in the vicinity of a line through which a high alternating current flows.
 - Always keep the ground point of the capacitor of the oscillation circuit at the same potential as VDD.
 - Do not ground to a power supply pattern through which a high current flows.
 - Do not extract signals from the oscillation circuit.

Subsystem Clock Oscillation Circuit Characteristics ($T_A = -40$ to $+85^{\circ}C$)

Resonator	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (f _{XT}) Note 1	V _{DD} = 2.2 to 5.5 V	32	32.768	35	kHz
		Oscillation stabilization time Note 2	VDD = 4.5 to 5.5 V		1.0	2	s
			V _{DD} = 2.2 to 5.5 V			10	S
External clock		XT1 input frequency (f _{XT}) Note 1	V _{DD} = 1.8 to 5.5 V	32		100	kHz
	Å	XT1 input high-, low-level widths (txтн, txт∟)	V _{DD} = 1.8 to 5.5 V	5		15	μs

Notes 1. The oscillation frequency shown above indicate characteristics of the oscillation circuit only. For the instruction execution time, refer to AC Characteristics.

- 2. The oscillation stabilization time is the time required for oscillation to be stabilized after VDD has been applied.
- Caution When using the subsystem clock oscillation circuit, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influences due to wiring capacitance:
 - · Keep the wiring length as short as possible.
 - Do not cross the wiring with other signal lines.
 - Do not route the wiring in the vicinity of a line through which a high alternating current flows.
 - Always keep the ground point of the capacitor of the oscillation circuit at the same potential as V_{DD} .
 - Do not ground to a power supply pattern through which a high current flows.
 - Do not extract signals from the oscillation circuit.

The subsystem clock oscillation circuit has a low amplification factor to reduce current dissipation and is more susceptible to noise than the main system clock oscillation circuit. Therefore, exercise utmost care in wiring the subsystem clock oscillation circuit.

★ RECOMMENDED OSCILLATION CIRCUIT CONSTANT

Main System Clock: Ceramic Resonator ($T_A = -40$ to $+85^{\circ}C$)

Manufacturer Part Number		Part Number Frequency		on Circuit nt (pF)	Oscillatio Range	Remark	
		(MHz)	C1	C2	MIN. (V)	MAX. (V)	
TDK Corp.	CCR4.0MC32	4.0	10	10	2.3	5.5	—

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

Parameter	Symbol		Conditions	6	MIN.	TYP.	MAX.	Unit
Low-level	lo∟	Per pin					15	mA
output current		Total of all	pins				150	mA
High-level input	VIH1	Ports 2, 3,	8	$2.7 \le V_{\text{DD}} \le 5.5 \text{ V}$	0.7 Vdd		Vdd	V
voltage				$2.2~\leq V_{\text{DD}} \leq 2.7~V$	0.9 Vdd		Vdd	V
	VIH2	Ports 0, 1, 6, 7, RESET		$2.7 \leq V_{\text{DD}} \leq 5.5 \text{ V}$	0.8 Vdd		Vdd	V
				$2.2~\leq V_{\text{DD}} \leq 2.7~\text{V}$	0.9 Vdd		Vdd	V
	Vінз	Ports 4, 5 (N-ch open drain)	$2.7~\leq V_{\text{DD}} \leq 5.5~\text{V}$	0.7 Vdd		13	V
				$2.2~\leq V_{\text{DD}} \leq 2.7~V$	0.9 Vdd		13	V
	VIH4	X1, XT1			Vdd-0.1		Vdd	V
Low-level input	VIL1	Ports 2-5, 8	3	$2.7 \le V_{\text{DD}} \le 5.5 \text{ V}$	0		0.3 Vdd	V
voltage				$2.2 \leq V_{\text{DD}} \leq 2.7 \text{ V}$	0		0.1 Vdd	V
	VIL2	Ports 0, 1,	6, 7, RESET	$2.7 \le V_{\text{DD}} \le 5.5 \text{ V}$	0		0.2 Vdd	V
				$2.2 \leq V_{\text{DD}} \leq 2.7 \text{ V}$	0		0.1 Vdd	V
	VIL3	X1, XT1	XT1		0		0.1	V
High-level output voltage	Vон		SCK, SO, ports 2, 3, 6-8 Io⊢ = −1.0 mA					V
Low-level output	Vol1	SCK, SO,	Iol = 15 mA, Vdd	= 4.5 to 5.5 V		0.2	2.0	V
voltage		ports 2-8	lo∟ = 1.6 mA				0.4	V
	Vol2	SB0, SB1 N-ch open drain					0.2 Vdd	V
			Pull-up resistor \geq	1 kΩ				
High-level input	Ішні	$V_{\text{IN}} = V_{\text{DD}}$	Pins other than X	1 and XT1			3	μΑ
leakage current	ILIH2		X1, XT1				20	μΑ
	Іцнз	VIN = 13 V	Ports 4, 5 (N-ch o	open drain)			20	μΑ
Low-level input		$V_{IN} = 0 V$	Pins other than p	orts 4, 5, X1 and XT1			-3	μΑ
leakage current	ILIL2		X1, XT1				-20	μΑ
	Ilili		Ports 4, 5 (N-ch of input instruction in				-3	μΑ
			Ports 4, 5 (N-ch				-30	μA
			open drain)				-30	μΑ
			When input	V _{DD} = 5.0 V		-10	-27	μΑ
			instruction is executed	$V_{DD} = 3.0 V$		-3	-8	μΑ
High-level output	ILOH1	Vout = Vdd	SCK, SO/SB0, SE	31, Ports 2, 3, 6-8			3	μΑ
leakage current	ILOH2	Vout = 13 V	Ports 4, 5 (N-ch o	open drain)			20	μΑ
Low-level output	Ilol	Vout = 0 V					-3	μΑ
leakage current								
Internal pull-up	R∟	$V_{IN} = 0 V$	Ports 0-3, 6-8 (ex	50	100	200	kΩ	
resistor								

DC Characteristics (T_A = -40 to + 85° C, V_{DD} = 2.2 to 5.5 V)

Parameter	Symbol	Conditions					TYP.	MAX.	Unit
Supply current Note 1	IDD1	6.0 MHz Note 2	V_{DD} = 5.0 V \pm 10 % Note 3			3.7	11.0	mA	
		crystal oscillation C1 = C2	$V_{DD} = 3.0 \ V \pm 10 \ \% \text{ Note 4}$				0.73	2.2	mA
	IDD2	= 22 pF	HALT	$V_{DD} = 5.0$	V ± 10 %		0.92	2.6	mA
			mode	VDD = 3.0	V ± 10 %		0.3	0.9	mA
	IDD1	4.19 MHz Note 2	$V_{DD} = 5.0$ V	√ ± 10 % №	te 3		2.7	8.0	mA
		crystal oscillation C1 = C2	VDD = 3.0	√ ± 10 % №	te 4		0.57	1.7	mA
	IDD2	= 22 pF	HALT	VDD = 5.0 V ± 10 %			0.9	2.5	mA
			mode	$V_{DD} = 3.0 V \pm 10 \%$			0.28	0.8	mA
	Іддз	32.768 kHz Note 5 crystal oscillation	Low- voltage mode Note 6	$V_{DD} = 3.0$	$V_{DD} = 3.0 \text{ V} \pm 10 \%$		42	126	μA
				$V\text{dd}$ = 2.5 V \pm 10 %			23	69	μA
				$V_{DD} = 3.0 \text{ V}, \text{ T}_{A} = 25 \text{ °C}$			42	84	μA
			Low current dissipation mode Note 7	VDD = 3.0 V ± 10 %			39	117	μA
				VDD = 3.0	V, T _A = 25 °C		39	78	μA
	IDD4		HALT mode		V_{DD} = 3.0 V \pm 10 %		8.5	25	μA
					V_{DD} = 2.5 V \pm 10 %		5.0	15	μΑ
					$V_{\text{DD}} = 3.0 \text{ V}, T_{\text{A}} = 25 ^{\circ}\text{C}$		8.5	17	μA
	ST			Low current consumption mode Note 7	V_{DD} = 3.0 V \pm 10 %		3.5	12	μA
					$V_{\text{DD}}=3.0~\text{V},~T_{\text{A}}=25~^{\circ}\text{C}$		3.5	7	μA
		XT1 = 0V Note 8 STOP mode	VDD = 5.0	$V_{DD} = 5.0 V \pm 10 \%$			0.05	10	μA
			VDD = 3.0	V ± 10 %			0.02	5	μA
					T _A = 25 °C		0.02	3	μA

DC Characteristics (T_A = -40 to + 85° C, V_{DD} = 2.2 to 5.5 V)


Notes 1. The current flowing through the internal pull-up resistor is not included.

- 2. Including the case when the subsystem clock oscillates.
- **3.** When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.
- 4. When the device operates in low-speed mode with PCC set to 0000.
- 5. When the device operates on the subsystem clock, with the system clock control register (SCC) set to 1001 and oscillation of the main system clock stopped.
- 6. When the suboscillation circuit control register (SOS) is set to 0000.
- 7. When SOS is set to 0010.
- 8. When SOS is set to 00×1, and the suboscillation circuit feedback resistor is not used (x: don't care).

[Parameter	Symbol			MIN.	TYP.	MAX.	Unit	
	CPU clock cycle	tcy	Operates with	with ceramic oscillator or	VDD = 2.7 to 5.5 V	0.67		64	μs
	time ^{Note 1}		main system clock	crystal resonator		0.85		64	μs
	(minimum instruction			with external clock	V _{DD} = 2.7 to 5.5 V	0.67		64	μs
*	execution time = 1			CIOCK	V _{DD} = 1.8 to 5.5 V	0.95		64	μs
	machine cycle)		Operates with	subsystem clock		114	122	125	μs
	TI0 input frequency	f⊤ı	VDD = 2.7 to 5.5 V					1.0	MHz
						0		275	kHz
	TI0 high-, low-level	t⊤iн, t⊤i∟	VDD = 2.7 to 5.	5 V		0.48			μs
	widths					1.8			μs
*	Interrupt input high-,	tinth,	INT0		IM02 = 0	Note 2			μs
	low-level widths	tintl			IM02 = 1	10			μs
			INT1, 2, 4			10			μs
			KR0-KR7			10			μs
	RESET low-level width	trsl				10			μs

AC Characteristics (T_A = -40 to + 85° C, V_{DD} = 2.2 to 5.5 V)

- Notes 1. The cycle time of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC), and processor clock control register (PCC). The figure on the right shows the supply voltage VDD vs. cycle time tor characteristics when the device operates with the main system clock.
 - **2.** $2tc_Y$ or $128/f_X$ depending on the setting of the interrupt mode register (IM0).



tcy vs VDD

Remark Shaded area indicates operation when external clock is used.

Serial Transfer Operation

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксү1	VDD = 2.7 to 5.5 \	/	1300			ns
				3800			ns
SCK high-, low-level widths	tĸ∟ı,	V _{DD} = 2.7 to 5.5 V		tксү1/2-50			ns
	tкнı			tксү1/2–150			ns
SINote 1 setup time	tsik1	V _{DD} = 2.7 to 5.5 V		150			ns
(vs. SCK ↑)				500			ns
SI ^{Note 1} hold time	tksi1	VDD = 2.7 to 5.5 \	/	400			ns
(vs. SCK ↑)				600			ns
$\overline{SCK} \downarrow \to SO^{Note 1}$ output	tkso1	R∟ = 1 kΩ ^{Note 2}	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C∟ = 100 pF		0		1000	ns

2-wire and 3-wire serial I/O modes (\overline{SCK} --- internal clock output): (T_A = -40 to +85°C, V_{DD} = 2.2 to 5.5 V)

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

2-wire and 3-wire serial I/O modes (\overline{SCK} ... external clock input): (T_A = -40 to +85°C, V_{DD} = 2.2 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK cycle time	tксү2	VDD = 2.7 to 5.5 \	/	800			ns
				3200			ns
SCK high-, low-level widths	tĸ∟₂,	V _{DD} = 2.7 to 5.5 V		400			ns
	tкн2			1600			ns
SINote 1 setup time	tsik2	V _{DD} = 2.7 to 5.5 V		100			ns
(vs. SCK ↑)				150			ns
SI ^{Note 1} hold time	tksi2	VDD = 2.7 to 5.5 \	/	400			ns
(vs. SCK ↑)				600			ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}^{\text{Note 1}}$ output	tkso2	$R_{L} = 1 \ k\Omega$ Note 2	V _{DD} = 2.7 to 5.5 V	0		300	ns
delay time		C∟ = 100 pF		0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL respectively indicate the load resistance and load capacitance of the SO output line.

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксүз	VDD = 2.7 to 5.5 V	V	1300			ns
				3800			ns
SCK high-, low-level widths	tкьз	V _{DD} = 2.7 to 5.5 V	V	tксүз/2-50			ns
	tкнз			tксүз/2–150			ns
SB0, 1 setup time	tsiкз	VDD = 2.7 to 5.5 V	V	150			ns
(vs. SCK ↑)				500			ns
SB0, 1 hold time (vs. $\overline{SCK} \uparrow$)	tкsıз			tксүз/2			ns
$\overline{SCK}\downarrow \to SB0, 1 \text{ output}$	tкsoз	R∟ = 1 kΩ Note	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{SCK} \uparrow \to SB0, \ 1 \downarrow$	tкsв			tксүз			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tксүз			ns
SB0, 1 low-level width	tsBL			tксүз			ns
SB0, 1 high-level width	tsвн			tксүз			ns

SBI mode (\overline{SCK} --- internal clock output (master)): (T_A = -40 to +85°C, V_{DD} = 2.2 to 5.5 V)


Note RL and CL respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.

SBI mode (\overline{SCK} --- external clock input (slave)): (T_A = -40 to +85°C, V_{DD} = 2.2 to 5.5 V)


Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tксү4	V _{DD} = 2.7 to 5.5 V	V	800			ns
				3200			ns
SCK high-, low-level widths	tĸ∟4	V _{DD} = 2.7 to 5.5 V	V	400			ns
	tкн4			1600			ns
SB0, 1 setup time	tsiк4	V _{DD} = 2.7 to 5.5 V	V	100			ns
(vs. SCK ↑)				150			ns
SB0, 1 hold time (vs. \overline{SCK} \uparrow)	tksi4			tксү4/2			ns
$\overline{SCK}\downarrow \to SB0, 1 \text{ output}$	tkso4	$R_{L} = 1 \ k\Omega^{Note}$	V _{DD} = 2.7 to 5.5 V	0		300	ns
delay time		C∟ = 100 pF		0		1000	ns
$\overline{SCK} \uparrow \to SB0, \ 1 \downarrow$	tкsв			t ксү4			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	tsвк			tксү4			ns
SB0, 1 low-level width	tsвl			t ксү4			ns
SB0, 1 high-level width	tsвн			tксү4			ns


Note R_{L} and C_{L} respectively indicate the load resistance and load capacitance of the SB0 and 1 output lines.

★ AC Timing Test Points (except X1 and XT1 inputs)




★ Clock timing






TI0 timing




Serial Transfer Timing

3-wire serial I/O mode




2-wire serial I/O mode




Serial Transfer Timing


Bus release signal transfer




Command signal transfer



Interrupt input timing



RESET input timing



Data Retention Characteristics of Data Memory in STOP Mode and at Low Supply Voltage (TA = -40 to $+85^{\circ}$ C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal setup time	tsrel		0			μs
Oscillation stabilization	twait	Released by RESET		2 ¹⁵ /f _x		ms
wait time Note 1		Released by interrupt request		Note 2		ms

Notes 1. The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.


2. Set by the basic interval timer mode register (BTM). (Refer to the table below.)

DTM2	BTM3 BTM2 BTM1 B		BTM0	Wait Time			
DINIS	DIIVIZ	DINI	BTIMU	f _x = 4.19 MHz	f _x = 6.0 MHz		
_	0	0	0	2 ²⁰ /f _x (approx. 250 ms)	2 ²⁰ /f _x (approx. 175 ms)		
_	0	1	1	2 ¹⁷ /f _x (approx. 31.3 ms)	2 ¹⁷ /f _x (approx. 21.8 ms)		
_	1	0	1	2 ¹⁵ /f _x (approx. 7.81 ms)	2 ¹⁵ /f _x (approx. 5.46 ms)		
_	1	1	1	2 ¹³ /f _x (approx. 1.95 ms)	2 ¹³ /f _x (approx. 1.37 ms)		

Data retention timing (when STOP mode released by RESET)



Data retention timing (standby release signal: when STOP mode released by interrupt signal)



DC Programming Characteristics (TA = $25 \pm 5^{\circ}$ C, VDD = 6.0 ± 0.25 V, VPP = 12.5 ± 0.3 V, Vss = 0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Other than X1, X2 pins	0.7 Vdd		Vdd	V
	VIH2	X1, X2	Vdd - 0.5		Vdd	V
Input voltage, low	VIL1	Other than X1, X2 pins	0		0.3 Vdd	V
	VIL2	X1, X2	0		0.4	V
Input leakage current	lu	VIN = VIL OF VIH			10	μΑ
Output voltage, high	Vон	Іон = - 1 mA	Vdd - 1.0			V
Output voltage, low	Vol	lo∟ = 1.6 mA			0.4	V
VDD supply current	loo				30	mA
VPP supply current	Ірр	MD0 = VIL, MD1 = VIH			30	mA

Cautions 1. Keep VPP to within +13.5 V, including overshoot.

2. Apply VDD before VPP and turn it off after VPP.


AC Programming Characte	eristics (1	Ta = 25 \pm	5° C, VDD = 6.0 ± 0.25 V, VPP	= 12.5 ±	0.3 V, V	'ss = 0 V)
Deverseter	0	Marta 4	O and it is a s	N ALNI	TVD	MANY	1.1

Parameter	Symbol	Note 1	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time Note 2 (vs. MD0 ↓)	tas	tas		2			μs
MD1 setup time (vs. MD0 \downarrow)	tм1s	toes		2			μs
Data setup time (vs. MD0 \downarrow)	tos	tos		2			μs
Address hold time ^{Note 2} (vs. MD0 ↑)	tан	tан		2			μs
Data hold time (vs. MD0 ↑)	tон	tон		2			μs
MD0 $\uparrow \rightarrow$ data output float delay time	tdf	tdf		0		130	ns
V _{PP} setup time (vs. MD3 ↑)	tvps	tvps		2			μs
V _{DD} setup time (vs. MD3 ↑)	tvds	tvcs		2			μs
Initial program pulse width	tew	tew		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD0 setup time (vs. MD1 ↑)	tмos	tces		2			μs
MD0 $\downarrow \rightarrow$ data output delay time	tov	tov	MD0 = MD1 = VIL			1	μs
MD1 hold time (vs. MD0 ↑)	tм1н	toeн	tмıн + tмıк ≥ 50 μ s	2			μs
MD1 recovery time (vs. MD0 $\downarrow)$	t _{M1R}	tor		2			μs
Program counter reset time	t PCR			10			μs
X1 input high-, low-level width	tхн, tх∟	_		0.125			μs
X1 input frequency	fx	—				4.19	MHz
Initial mode set time	t1	—		2			μs
MD3 setup time (vs. MD1 ↑)	tмзs	_		2			μs
MD3 hold time (vs. MD1 \downarrow)	tмзн	—		2			μs
MD3 setup time (vs. MD0 \downarrow)	tмзsr	—	When program memory is read	2			μs
Address Note 2 \rightarrow data output delay time	t dad	tacc	When program memory is read			2	μs
Address Note 2 \rightarrow data output hold time	thad	tон	When program memory is read	0		130	ns
MD3 hold time (vs. MD0 ↑)	tмзнк	_	When program memory is read	2			μs
$\begin{array}{l} \text{MD3} \downarrow \rightarrow \text{data output float} \\ \text{delay time} \end{array}$	t dfr	-	When program memory is read			2	μs


Notes 1. Symbol of corresponding µPD27C256A

^{2.} The internal address signal is incremented by one at the rising edge of the fourth X1 input and is not connected to a pin.


Program Memory Write Timing



Program Memory Read Timing




★ 10. CHARACTERISTICS CURVES (REFERENCE VALUE)



IDD VS VDD (Main system clock : 6.0 MHz crystal resonator)

Supply Voltage VDD (V)





IDD VS VDD (Main system clock : 4.19 MHz crystal resonator)

Supply Voltage VDD (V)

11. PACKAGE DRAWINGS

42PIN PLASTIC SHRINK DIP (600 mil)






NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
A	39.13 MAX.	1.541 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°
		P42C-70-600A-1

Κ

44 PIN PLASTIC QFP (□10)



detail of lead end



NOTE

Each lead centerline is located within 0.16 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	13.2±0.2	$0.520^{+0.008}_{-0.009}$
В	10.0±0.2	$0.394^{+0.008}_{-0.009}$
С	10.0±0.2	$0.394^{+0.008}_{-0.009}$
D	13.2±0.2	$0.520^{+0.008}_{-0.009}$
F	1.0	0.039
G	1.0	0.039
Н	$0.37^{+0.08}_{-0.07}$	$0.015^{+0.003}_{-0.004}$
I	0.16	0.007
J	0.8 (T.P.)	0.031 (T.P.)
к	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.17 \substack{+0.06 \\ -0.05}$	$0.007^{+0.002}_{-0.003}$
N	0.10	0.004
P	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
S	3.0 MAX.	0.119 MAX.
		S44GB-80-3BS

12. RECOMMENDED SOLDERING CONDITIONS

Solder the μ PD75P0016 under the following recommended conditions.

For the details on the recommended soldering conditions, refer to Information Document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For the soldering methods and conditions other than those recommended, consult NEC.

Table 12-1. Soldering Conditions of Surface Mount Type

μ PD75P0016GB-3BS-MTX: 44-pin plastic QFP (10 \times 10 mm, 0.8-mm pitch)

Soldering method	Soldering conditions	Symbol of recommended condition
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (210°C min.), Number of times: 3 max.	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (200°C min.), Number of times: 3 max.	VP15-00-3
Wave soldering	Soldering bath temperature: 260°C max., Time: 10 seconds max., Number of times: 1 Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per side of device)	-

Caution Do not use two or more soldering methods in combination (except the partial heating method).

Table 12-2. Soldering Conditions of Insertion Type

μ PD75P0016CU: 42-pin plastic Shrink DIP (600 mil, 1.778-mm pitch)

Soldering method Soldering conditions	
Wave soldering (pin only)	Soldering bath temperature: 260°C max., Time: 10 seconds max.
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin)

Caution Apply wave soldering to the pins only. Be careful not to allow solder jet to come into direct contact with the body of the chip.

APPENDIX A. FUNCTION LIST OF $\mu \text{PD75008},\,750008,\,75P0016$

	Item	μ PD75008	μ PD750008	μPD75P0016
Program men	nory	Mask ROM 0000H - 1F7FH (8064 × 8 bits)	Mask ROM 0000H - 1FFFH (8192 × 8 bits)	One-time PROM 0000H - 3FFFH (16384 × 8 bits)
Data memory		000H - 1FFH (512 × 4 bits)		
CPU		75X Standard CPU	75XL CPU	
General register		4 bits \times 8 or 8 bits \times 4	(4 bits \times 8 or 8 bits \times 4)	× 4 banks
Instruction execution	When main system clock is selected	• 0.95, 1.91, 15.3 μs (at 4.19 MHz operation)		μ s (at 4.19 MHz operation) μ s (at 6.0 MHz operation)
time	When subsystem clock is selected	122 μs (at 32.768 kHz ope	ration)	
Stack	SBS register	None	Yes SBS.3 = 1: Mk I SBS.3 = 0: Mk II	
	Stack area	000H - 0FFH	n00H - nFFH (n = 0, 1)	
	Stack operation of subroutine call instruction	2-byte stack	In Mk I mode: 2-byte stack In Mk II mode: 3-byte stack	
Instructions	BRA !addr1 CALLA !addr1	Unusable	In Mk I mode: Unusable In Mk II mode: Usable	
	MOVT XA, @BCDE MOVT XA, @BCXA BR BCDE BR BCXA		Usable	
	CALL !addr	3 machine cycles	Mk I mode: 3 machine o Mk II mode: 4 machine	
	CALLF !faddr	2 machine cycles	Mk I mode: 2 machine o Mk II mode: 3 machine	•
Timer		 3 channels Basic interval timer: 1 channel 8-bit timer/event counter: 1 channel Watch timer: 1 channel 	 4 channels Basic interval timer/watchdog timer: 1 channel 8-bit timer/event counter: 1 channel r: 8-bit timer counter: 1 channel Watch timer: 1 channel 	
Clock output (PCL)		 Φ, 524, 262, 65.5 kHz (main system clock: at 4.19 MHz operation) 	 Φ, 524, 262, 65.5 kHz (main system clock: at 4.19 MHz operation) Φ, 750, 375, 93.8 kHz (main system clock: at 6.0 MHz operation) 	
BUZ output (BUZ)		• 2 kHz	 2, 4, 32 kHz (main system clock: at 2.93, 5.86, 46.9 kHz (main system clock: at 	

					(2/2)	
	Item	μPD75008	μPD750008	μ PD75P0016		
Serial interfac	е		Compatible with 3 kinds of mode			
		 3-wire serial I/O mode 2-wire serial I/O mode	 3-wire serial I/O mode MSB/LSB-first can be switched 2-wire serial I/O mode 			
		• SBI mode				
SOS register	Feedback resistor cut flag (SOS.0)	On-chip feedback resistor specifiable by mask option				
Sub oscillator current cut flag (SOS.1)		None	On chip			
Register bank (RBS)	selection register	None	Yes			
Standby releas	se by INT0	Not possible	Possible			
Vectored inter	rupt	External: 3 Internal: 3	External: 3 Internal: 4			
Processor clock control register (PCC)		PCC = 0, 2, 3 can be used	PCC = 0 to 3 can be used			
Supply voltage		V _{DD} = 2.7 to 6.0 V	V _{DD} = 2.2 to 5.5 V			
Operating ambient temperature		$T_{\rm A} = -40 \text{ to } +85^{\circ}\text{C}$				
Package		 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch) 				

APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the μ PD75P0016. The 75XL series uses a common relocatable assembler, in combination with a device file matching each machine.

RA75X relocatable assembler	Host machine			Part number
		OS	Supply medium	(product name)
	PC-9800 series	MS-DOS™	3.5" 2HD	μS5A13RA75X
		(Ver.3.30 to Ver.6.2 Note		
	IBM PC/AT™	Refer to OS for	3.5" 2HC	μS7B13RA75X
	or compatible	IBM PCs		

Device file	Host machine			Part number
		OS	Supply medium	(product name)
	PC-9800 series	MS-DOS	3.5" 2HD	μS5A13DF750008
		(Ver.3.30 to Ver.6.2 Note		
	IBM PC/AT	Refer to OS for	3.5" 2HC	μS7B13DF750008
	or compatible	IBM PCs		

Note Ver. 5.00 and the upper versions of Ver. 5.00 are provided with a task swap function, but it does not work with this software.

Remark The operation of the assembler and device file is guaranteed only on the above host machines and OSs.

*

PROM Write Tools

Hardware	PG-1500	A stand-alone system can be configured of a single-chip microcomputer with on-chip PROM when connected to an auxiliary board (companion product) and a programmer adapter (separately sold). Alternatively, a PROM programmer can be operated on a host machine for programming. In addition, typical PROMs in capacities ranging from 256 K to 4 M bits can be programmed.				
	PA-75P008CU	This is a PROM proc connected to a PG-15	, ,	e μPD75P0016CU/GB.	It can be used when	
	PA-75P0016GB	This is a PROM programmer adapter for the μ PD75P0016GB-3BS-MTX. It can be used when connected to a PG-1500.				
Software	PG-1500 controller	Establishes serial and parallel connections between the PG-1500 and a host machine for host- machine control of the PG-1500.				
		Host machine			Part number	
			OS	Supply medium	(product name)	
		PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13PG1500	
		(Ver.3.30 to Ver.6.2 Note				
		IBM PC/AT	Refer to OS for	3.5" 2HD	μS7B13PG1500	
		or compatible	IBM PCs			

Note Ver. 5.00 and the upper versions of Ver. 5.00 are provided with a task swapping function, but it does not work with this software.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machine and OSs.

Debugging Tools

In-circuit emulators (IE-75000-R and IE-75001-R) are provided as program debugging tools for the μ PD75P0016. Various system configurations using these in-circuit emulators are listed below.

Hardware	IE-7	75000-RNote 1	development of applic of the μ PD750008 sub- 75300-R-EM and emu These products can be and PROM programm	n-circuit emulator to be us ation systems that use 7 series, the IE-75000-R is lation probe EP-75008C applied for highly efficier er. nclude a connected emu	5X or 75XL Series produ used with a separately so CU-R or EP-75008GB-R. ht debugging when conne	ucts. For development old emulation board IE- ected to a host machine
	IE-7	75001-R	The IE-75001-R is an in-circuit emulator to be used for hardware and software debugging during development of application systems that use 75X or 75XL Series products. The IE-75001-R is used with a separately sold emulation board (IE-75300-R-EM) and emulation probe EP-75008CU-R or EP-75008GB-R. These products can be applied for highly efficient debugging when connected to a host machine and PROM programmer.			
	IE-7	75300-R-EM	This is an emulation board for evaluating application systems that use the μ PD75000 subseries. It is used in combination with the IE-75000-R or IE-75001-R in-circuit emulator.			
	EP-75008CU-R		This is an emulation probe for the μ PD75P0016CU. When being used, it is connected with the IE-75000-R or IE-75001-R and the IE-75300-R-EM.			
	EP	-75008GB-R	This is an emulation probe for the μ PD75P0016GB.			
		EV-9200G-44		connected with the IE-75 priversion socket (EV-92		
Software	IE d	control program		rol the IE-75000-R or IE- 75001-R via an RS-232-		ine when connected to
			Host machine			Part number
				OS	Supply medium	(product name)
			PC-9800 series	MS-DOS	3.5" 2HD	μS5A13IE75X
				(Ver.3.30 to		
			IBM PC/AT	Refer to OS for	3.5" 2HC	μS7B13IE75X
			or compatible	IBM PCs		

Notes 1. This is a service part provided for maintenance purpose only.

2. Ver. 5.00 and the upper versions of Ver. 5.00 are provided with a task swapping function, but it does not work with this software.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machine and OSs.

2. The μ PD75000 subseries consists of the μ PD750004, 750006, 750008 and 75P00016.

OS for IBM PCs

The following operating systems for the IBM PC are supported.

OS	Version
PC DOS™	Ver.3.1 to Ver.6.3
	J6.1/V ^{Note} to J6.3/V ^{Note}
MS-DOS	Ver.5.0 to Ver.6.22
	5.0/VNote to J6.2/VNote
IBM DOS™	J5.02/V ^{Note}

Note Supports English version only.

Caution Ver 5.0 and above include a task swapping function, but this software is not able to use that function.

***** APPENDIX C. RELATED DOCUMENTS

Some of the following related documents are preliminary. This document, however, is not indicated as preliminary.

Device Related Documents

Document name	Document No.		
	Japanese	English	
μPD750004, 750006, 750008, 750004(A), 750006(A), 750008(A) Data Sheet	U10738J	U10738E	
μPD75P0016 Data Sheet	U10328J	This document	
μPD750008 User's Manual	U10740J	U10740E	
μPD750008, 750108 Instruction List	U11456J	_	
75XL Series Selection Guide	U10453J	U10453E	

Development Tool Related Documents

	Document name		Docum	ent No.
			Japanese	English
	IE-75000 R/IE-75001-R User's Manu	Jal	EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
Hardware	EP-750008CU-R User's Manual		EEU-699	EEU-1317
	EP-750008GB-R User's Manual		EEU-698	EEU-1305
	PG-1500 User's Manual		U11940J	U11940E
	RA75X Assembler Package	Operation	U12622J	U12622E
	User's Manual	Language	U12385J	U12385E
Software	PG-1500 Controller User's Manual	PC-9800 Series (MS-DOS) Base	EEU-704	EEU-1291
		IBM PC Series (PC DOS) Base	EEU-5008	U10540E

Other Documents

Document name	Document No.	
Document name	Japanese	English
SEMICONDUCTOR SELECTION GUIDE Products & Package (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices Electrostatic Discharge (ESD)	C11892J	C11892E
Guide for Products Related to Microcomputer : Other Companies	C11416J	_

Caution The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)	NEC Electronics (Germany) GmbH	NEC Electronics Hong Kong Ltd.
Santa Clara, California	Benelux Office	Hong Kong
Tel: 408-588-6000	Eindhoven, The Netherlands	Tel: 2886-9318
800-366-9782	Tel: 040-2445845	Fax: 2886-9022/9044
Fax: 408-588-6130	Fax: 040-2444580	
800-729-9288	1 42. 040 2444000	NEC Electronics Hong Kong Ltd.
000 120 0200	NEC Electronics (France) S.A.	Seoul Branch
NEC Electronics (Germany) GmbH	Velizy-Villacoublay, France	Seoul, Korea
· · · · · · · · · · · · · · · · · · ·	5	•
Duesseldorf, Germany	Tel: 01-30-67 58 00	Tel: 02-528-0303
Tel: 0211-65 03 02	Fax: 01-30-67 58 99	Fax: 02-528-4411
Fax: 0211-65 03 490		
	NEC Electronics (France) S.A.	NEC Electronics Singapore Pte. Ltd.
NEC Electronics (UK) Ltd.	Madrid Office	United Square, Singapore
Milton Keynes, UK		Tel: 65-253-8311
Milton Keynes, UK Tel: 01908-691-133	Madrid, Spain Tel: 91-504-2787	Tel: 65-253-8311 Fax: 65-250-3583
3	Madrid, Spain Tel: 91-504-2787	
Tel: 01908-691-133	Madrid, Spain	
Tel: 01908-691-133	Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860	Fax: 65-250-3583
Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l.	Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH	Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan
Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l. Milano, Italy	Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH Scandinavia Office	Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377
Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l. Milano, Italy Tel: 02-66 75 41	Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden	Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan
Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l. Milano, Italy	Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH Scandinavia Office	Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951
Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Italiana s.r.l. Milano, Italy Tel: 02-66 75 41	Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860 NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden	Fax: 65-250-3583 NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7

QTOP is a trademark of NEC Corporation.

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of August, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).