250MHz Differential Line Receivers

The EL5172 and EL5372 are single and triple high bandwidth amplifiers designed to extract the difference signal from noisy environments. They are primarily targeted for applications such as receiving signals from twisted-pair lines or any application where common mode noise injection is likely to occur.

The EL5172 and EL5372 are stable for a gain of one and requires two external resistors to set the voltage gain.

The output common mode level is set by the reference pin (V_{REF}), which has a -3dB bandwidth of over 120MHz. Generally, this pin is grounded but it can be tied to any voltage reference.

The output can deliver a maximum of ±60mA and is short circuit protected to withstand a temporary overload condition.

The EL5172 is available in the 8-pin SO and 8-pin MSOP packages and the EL5372 in a 24-pin QSOP package. Both are specified for operation over the full -40°C to +85°C temperature range.

Pinouts

EL5172
(8-PIN SO, MSOP)
TOP VIEW

EL5372
(24-PIN QSOP)
TOP VIEW

Features

• Differential input range ±2.3V
• 250MHz 3dB bandwidth
• 800V/µs slew rate
• 60mA maximum output current
• Single 5V or dual ±5V supplies
• Low power - 5mA to 6mA per channel
• Pb-Free plus anneal available (RoHS compliant)

Applications

• Twisted-pair receivers
• Differential line receivers
• VGA over twisted-pair
• ADSL/HDSL receivers
• Differential to single-ended amplification
• Reception of analog signals in a noisy environment

Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL5172IS	8-Pin SO	-	MDP0027
EL5172IS-T7	8-Pin SO	7"	MDP0027
EL5172IS-T13	8-Pin SO	13"	MDP0027
EL5172ISZ (See Note)	8-Pin SO (Pb-free)	-	MDP0027
EL5172ISZ-T7 (See Note)	8-Pin SO (Pb-free)	7"	MDP0027
EL5172ISZ-T13 (See Note)	8-Pin SO (Pb-free)	13"	MDP0027
EL5172IY	8-Pin MSOP	-	MDP0043
EL5172IY-T7	8-Pin MSOP	7"	FN7311
EL5172IY-T13	8-Pin MSOP	13"	MDP0043
EL5172IYZ (See Note)	8-Pin MSOP (Pb-free)	-	MDP0043
EL5172IYZ-T7 (See Note)	8-Pin MSOP (Pb-free)	7"	MDP0043
EL5172IYZ-T13 (See Note)	8-Pin MSOP (Pb-free)	13"	MDP0043
EL5372IU	24-Pin QSOP	-	MDP0040
EL5372IU-T7	24-Pin QSOP	7"	MDP0040
EL5372IU-T13	24-Pin QSOP	13"	MDP0040
EL5372IUZ (See Note)	24-Pin QSOP (Pb-free)	-	MDP0040
EL5372IUZ-T7 (See Note)	24-Pin QSOP (Pb-free)	7"	MDP0040
EL5372IUZ-T13 (See Note)	24-Pin QSOP (Pb-free)	13"	MDP0040

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings (T$_A$ = 25°C)

Supply Voltage (V$_S$+ to V$_S$-) 12V

Maximum Output Current. . . . . ±60mA

Storage Temperature Range . . . .-65°C to +150°C

Operating Junction Temperature . . . . +135°C

Ambient Operating Temperature . . . .-40°C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T$_J$ = T$_C$ = T$_A$

Electrical Specifications   V$_S$+ = +5V, V$_S$- = -5V, T$_A$ = 25°C, V$_{IN}$ = 0V, R$_L$ = 500Ω, R$_F$ = 0, R$_G$ = OPEN, C$_L$ = 2.7pF, unless otherwise specified.

| PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
BW	-3dB Bandwidth	A$_V$ =1, C$_L$ = 2.7pF		250		MHz
		A$_V$ =2, R$_F$ = 1000Ω, C$_L$ = 2.7pF		70		MHz
		A$_V$ =10, R$_F$ = 1000Ω, C$_L$ = 2.7pF		10		MHz
BW	±0.1dB Bandwidth	A$_V$ =1, C$_L$ = 2.7pF		25		MHz
SR	Slew Rate	V$_{OUT}$ = 3V$_{P-P}$, 20% to 80%, EL5172	550	800	1000	V/µs
		V$_{OUT}$ = 3V$_{P-P}$, 20% to 80%, EL5372	550	700	1000	V/µs
T$_{STL}$	Settling Time to 0.1%	V$_{OUT}$ = 2V$_{P-P}$		10		ns
T$_{OVR}$	Output Overdrive Recovery time			20		ns
GBWP	Gain Bandwidth Product			100		MHz
V$_{REF}$BW (-3dB)	V$_{REF}$ -3dB Bandwidth	A$_V$ =1, C$_L$ = 2.7pF		120		MHz
V$_{REF}$SR	V$_{REF}$ Slew Rate	V$_{OUT}$ = 2V$_{P-P}$, 20% to 80%		600		V/µs
V$_N$	Input Voltage Noise	at f = 11kHz		26		nV/√Hz
I$_N$	Input Current Noise	at f = 11kHz		2		pA/√Hz
HD2	Second Harmonic Distortion	V$_{OUT}$ = 1V$_{P-P}$, 5MHz		-66		dBc
		V$_{OUT}$ = 2V$_{P-P}$, 50MHz		-63		dBc
HD3	Third Harmonic Distortion	V$_{OUT}$ = 1V$_{P-P}$, 5MHz		-84		dBc
		V$_{OUT}$ = 2V$_{P-P}$, 50MHz		-76		dBc
dG	Differential Gain at 3.58MHz	R$_L$ = 150Ω, A$_V$ =2		0.04		%
dθ	Differential Phase at 3.58MHz	R$_L$ = 150Ω, A$_V$ =2		0.41		°
e$_S$	Channel Separation at 100kHz	EL5372 only		90		dB
INPUT CHARACTERISTICS						
V$_{OS}$	Input Referred Offset Voltage			±7	±25	mV
I$_{IN}$	Input Bias Current (V$_{IN}$, V$_{INB}$, V$_{REF}$)		-14	-6	-3	µA
R$_{IN}$	Differential Input Resistance			300		kΩ
C$_{IN}$	Differential Input Capacitance			1		pF
DMIR	Differential Input Range		±2.1	±2.38	±2.5	V
CMIR	Common Mode Input Range at V$_{IN}$+, V$_{IN}$-		-4.3		3.3	V
V$_{REFIN}$	Reference Input Voltage Range	V$_{IN}$+ = V$_{IN}$- = 0V	-3.6		3.3	V

intersil

Electrical Specifications V_S+ = +5V, V_S- = -5V, T_A = 25°C, V_{IN} = 0V, R_L = 500Ω, R_F = 0, R_G = OPEN, C_L = 2.7pF, unless otherwise specified. **(Continued)**

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
CMRR	Input Common Mode Rejection Ratio	V_{IN} = ±2.5V	75	95		dB
Gain	Gain Accuracy	V_{IN} = 1	0.985	1	1.015	V
OUTPUT CHARACTERISTICS						
V_{OUT}	Positive Output Voltage Swing	R_L = 500Ω to GND	3.3	3.63		V
	Negative Output Voltage Swing	R_L = 500Ω to GND		-3.87	-3.5	V
I_{OUT}(Max)	Maximum Output Current	R_L = 10Ω	±60	±95		mA
R_{OUT}	Output Impedance			100		mΩ
SUPPLY						
V_{SUPPLY}	Supply Operating Range	V_S+ to V_S-	4.75		11	V
$I_{S (on)}$	Power Supply Current Per Channel - Enabled		4.6	5.6	7	mA
$I_{S (off)}{}^+$	Positive Power Supply Current - Disabled	$\overline{EN}$ pin tied to 4.8V, EL5172		80	100	µA
		$\overline{EN}$ pin tied to 4.8V, EL5372		1.7	5	µA
$I_{S (off)}{}^-$	Negative Power Supply Current - Disabled		-150	-120	-90	µA
PSRR	Power Supply Rejection Ratio	V_S from ±4.5V to ±5.5V	50	58		dB
ENABLE						
t_{EN}	Enable Time			150		ns
t_{DS}	Disable Time			1.4		µs
V_{IH}	$\overline{EN}$ Pin Voltage for Power-up				V_S+ -1.5	V
V_{IL}	$\overline{EN}$ Pin Voltage for Shut-down		V_S+ -0.5			V
I_{IH-EN}	$\overline{EN}$ Pin Input Current High Per Channel	At V_{EN} = 5V		40	60	µA
I_{IL-EN}	$\overline{EN}$ Pin Input Current Low Per Channel	At V_{EN} = 0V	-10	-3		µA

intersil

Pin Descriptions

EL5172	EL5372	PIN NAME	PIN FUNCTION
1		FB	Feedback input
2		IN+	Non-inverting input
3		IN-	Inverting input
4		REF	Sets the common mode output voltage level
5		$\overline{EN}$	Enabled when this pin is floating or the applied voltage $\leq V_S$+ - 1.5
6		VS+	Positive supply voltage
7		VS-	Negative supply voltage
8		OUT	Output voltage
	1, 5, 9	REF1, 2, 3	Reference input, controls common-mode output voltage
	2, 6, 10	INP1, 2, 3	Non-inverting inputs
	3, 7, 11	INN1, 2, 3	Inverting inputs
	4, 8, 12, 18, 21, 24	NC	No connect, grounded for best crosstalk performance
	13, 16, 22	OUT1, 2, 3	Non-inverting outputs
	14, 17, 23	FB1, 2, 3	Feedback from outputs
	15	$\overline{EN}$	Enabled when this pin is floating or the applied voltage $\leq V_S$+ - 1.5
	19	VSN	Negative supply
	20	VSP	Positive supply

intersil

Connection Diagrams

Typical Performance Curves

FIGURE 1. FREQUENCY RESPONSE vs SUPPLY VOLTAGE

FIGURE 2. FREQUENCY RESPONSE vs SUPPLY VOLTAGE

FIGURE 3. FREQUENCY RESPONSE vs VARIOUS GAIN


FIGURE 4. FREQUENCY RESPONSE vs C_L

FIGURE 5. FREQUENCY RESPONSE vs C_L

FIGURE 6. FREQUENCY RESPONSE FOR VARIOUS R_F

Typical Performance Curves (Continued)

A_V = 1, R_L = 500Ω, C_L = 2.7pF

FIGURE 7. FREQUENCY RESPONSE FOR V_REF

FIGURE 8. OPEN LOOP GAIN

FIGURE 9. OUTPUT IMPEDANCE vs FREQUENCY

FIGURE 10. PSRR vs FREQUENCY



FIGURE 11. CMRR vs FREQUENCY

FIGURE 12. VOLTAGE AND CURRENT NOISE vs FREQUENCY

intersil

Typical Performance Curves (Continued)

FIGURE 13. CHANNEL ISOLATION vs FREQUENCY

FIGURE 14. HARMONIC DISTORTION vs OUTPUT VOLTAGE

FIGURE 15. HARMONIC DISTORTION vs LOAD RESISTANCE

FIGURE 16. HARMONIC DISTORTION vs FREQUENCY

FIGURE 17. SMALL SIGNAL TRANSIENT RESPONSE

FIGURE 18. LARGE SIGNAL TRANSIENT RESPONSE

Typical Performance Curves (Continued)

M = 100ns, CH1 = 200mV/DIV, CH2 = 5V/DIV

100ns/DIV

FIGURE 19. ENABLED RESPONSE

M = 400ns, CH1 = 200mV/DIV, CH2 = 5V/DIV

400ns/DIV

FIGURE 20. DISABLED RESPONSE

JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD

FIGURE 21. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD

FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Simplified Schematic

Description of Operation and Application Information

Product Description

The EL5172 and EL5372 are wide bandwidth, low power and single/differential ended to single ended output amplifiers. The EL5172 is a single channel differential to single ended amplifier. The EL5372 is a triple channel differential to single ended amplifier. The EL5172 and EL5372 are internally compensated for closed loop gain of +1 of greater. Connected in gain of 1 and driving a 500Ω load, the EL5172 and EL5372 have a -3dB bandwidth of 250MHz. Driving a 150Ω load at gain of 2, the bandwidth is about 50MHz. The bandwidth at the REF input is about 450MHz. The EL5172 and EL5372 is available with a power down feature to reduce the power while the amplifier is disabled.

Input, Output, and Supply Voltage Range

The EL5172 and EL5372 have been designed to operate with a single supply voltage of 5V to 10V or a split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.3V to 3.3V for ±5V supply. The differential mode input range (DMIR) between the two inputs is about from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.6V to 3.3V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal distorted.

The output of the EL5172 and EL5372 can swing from -3.8V to 3.6V at 500Ω load at ±5V supply. As the load resistance becomes lower, the output swing is reduced respectively.

Over All Gain Settings

The gain setting for the EL5172 and EL5372 is similar to the conventional operational amplifier. The output voltage is equal to the difference of the inputs plus V_{REF} and then times the gain.

$$V_O = (V_{IN+} - V_{IN-} + V_{REF}) \times \left(1 + \frac{R_F}{R_G}\right)$$

FIGURE 23.

Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1, no feedback resistor is required. Just short the OUT pin to FB pin. For gains greater than +1, the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain and peaking in the frequency domain. Therefore, R_F has some maximum value that should not be exceeded for optimum performance. If a large value of R_F must be used, a small capacitor in the few Pico farad range in parallel with R_F can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

The bandwidth of the EL5172 and EL5372 depends on the load and the feedback network. R_F and R_G appear in parallel with the load for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R_F also has a minimum value that should not be exceeded for optimum bandwidth performance. For gain of +1, R_F = 0 is optimum. For the gains other than +1, optimum response is obtained with R_F between 500Ω to 1kΩ. For A_V = 2 and R_F = R_G = 1kΩ, the BW is about 80MHz and the frequency response is very flat.

The EL5172 and EL5372 have a gain bandwidth product of 100MHz. For gains ≥5, its bandwidth can be predicted by the following equation:

$$Gain \times BW = 100MHz$$

Driving Capacitive Loads and Cables

The EL5172 and EL5372 can drive 56pF capacitance in parallel with 500Ω load to ground with 4dB of peaking at gain of +1. If less peaking is desired in applications, a small series resistor (usually between 5Ω to 50Ω) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor R_G can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

Disable/Power-Down

The EL5172 and EL5372 can be disabled and placed its outputs in a high impedance state. The turn off time is about 1.4μs and the turn on time is about 150ns. When disabled, the amplifier's supply current is reduced to 80μA for I_S+ and

120µA for I_S- typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied logic signal is relative to V_S+ pin. Letting the $\overline{EN}$ pin float or applying a signal that is less than 1.5V below V_S+ will enable the amplifier. The amplifier will be disabled when the signal at $\overline{EN}$ pin is above V_S+ - 0.5V. If a TTL signal is used to control the enabled/disabled function, Figure 24 could be used to convert the TTL signal to CMOS signal.


FIGURE 24.

Output Drive Capability

The EL5172 and EL5372 have internal short circuit protection. Its typical short circuit current is ±95mA. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds ±60mA. This limit is set by the design of the internal metal interconnections.

Power Dissipation

With the high output drive capability of the EL5172 and EL5372. It is possible to exceed the 135°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package

Assume the REF pin is tired to GND for V_S = ±5V application, the maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing:

$$PD_{MAX} = \left[V_S \times I_{SMAX} + (V_S + - V_{OUT}) \times \frac{V_{OUT}}{R_{LOAD}} \right] \times i$$

For sinking:

$$PD_{MAX} = [V_S \times I_{SMAX} + (V_{OUT} - V_S -) \times I_{LOAD}] \times i$$

Where:

- V_S = Total supply voltage
- I_{SMAX} = Maximum quiescent supply current per channel
- V_{OUT} = Maximum output voltage of the application
- R_{LOAD} = Load resistance
- I_{LOAD} = Load current
- i = Number of channels

By setting the two PD_{MAX} equations equal to each other, we can solve the output current and R_{LOAD} to avoid the device overheat.

Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as sort as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S- pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V_S+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V_S- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

Typical Applications

FIGURE 25. TWISTED PAIR CABLE RECEIVER

As the signal is transmitted through a cable, the high frequency signal will be attenuated. One way to compensate this loss is to boost the high frequency gain at the receiver side.

FIGURE 26. COMPENSATED LINE RECEIVER

Level Shifter and Signal Summer

The EL5172 and EL5372 contains two pairs of differential pair input stages. It makes the inputs are all high impedance inputs. To take advantage of the two high impedance inputs, the EL5172 and EL5372 can be used as a signal summer to add two signals together. Like, one signal can be applied to VIN+, the second signal can be applied to REF and V_{IN}- is ground. The output is equal to:

$$V_O = (V_{IN}+ + V_{REF}) \times Gain$$

Also, the EL5172 and EL5372 can be used as a level shifter by applying a level control signal to the REF input.

SO Package Outline Drawing

| DIMENSION TABLE								
Symbol	SO-8	SO-14	SO16 (0.150")	SO16 (0.300")(SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	Tolerance
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX.
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	+/− 0.003
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	+/− 0.002
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	+/− 0.003
c	0.009	0.009	0.009	0.011	0.011	0.011	0.011	+/− 0.001
D (1)(3)	0.193	0.341	0.390	0.406	0.504	0.606	0.704	+/− 0.004
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	+/− 0.008
E1 (2)(3)	0.154	0.154	0.154	0.295	0.295	0.295	0.295	+/− 0.004
e	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	+/− 0.009
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference
N	8	14	16	16	20	24	28	Reference

Drawing #: MDP0027
Rev: L
Date: 2/15/01
Units: Inches
JEDEC Reg: MS-012/013

PACKAGE OUTLINE DRAWING
SMALL OUTLINE (SO) PACKAGE FAMILY

élantec Semiconductor, Inc.
HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS

Notes:
(1) Plastic or metal protrusions of 0.006" maximum per side are not included.
(2) Plastic interlead protrusions of 0.010" maximum per side are not included.
(3) Dimensions "D" and "E1" are measured at Datum Plane "H".
(4) Dimensioning and tolerancing per ASME Y14.5M-1994.

intersil

MSOP Package Outline Drawing

| DIMENSION TABLE			
Symbol	MSOP8	MSOP10	Tolerance
A	1.10	1.10	MAX.
A1	0.10	0.10	+/− 0.05
A2	0.86	0.86	+/− 0.09
D (1)(3)	3.00	3.00	+/− 0.10
E	4.90	4.90	+/− 0.15
E1 (2)(3)	3.00	3.00	+/− 0.10
L	0.55	0.55	+/− 0.15
L1	0.95	0.95	Basic
b	0.33	0.23	+0.07/−0.08
c	0.18	0.18	+/− 0.05
e	0.65	0.50	Basic
N	8	10	Reference

Notes:
(1) Plastic or metal protrusions of 0.15 mm maximum per side are not included.
(2) Plastic interlead protrusions of 0.25 mm maximum per side are not included.
(3) Dimensions "D" and "E1" are measured at Datum Plane "H".
(4) Dimensioning and tolerancing per ASME Y14.5M−1994.

Drawing #: MDP0043	
Rev: C	PACKAGE OUTLINE DRAWING
Date: 6/14/99	MINI SO PACKAGE (MSOP) PACKAGE FAMILY
Units: mm	
JEDEC Reg: MO−187	

élantec HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS Semiconductor, Inc.

QSOP Package Outline Drawing

	DIMENSION TABLE			
Symbol	QSOP16	QSOP24	QSOP28	Tolerance
A	0.068	0.068	0.068	MAX.
A1	0.006	0.006	0.006	+/- 0.002
A2	0.056	0.056	0.056	+/- 0.004
D (1)(3)	0.193	0.341	0.390	+/- 0.004
E	0.236	0.236	0.236	+/- 0.008
E1 (2)(3)	0.154	0.154	0.154	+/- 0.004
L	0.025	0.025	0.025	+/- 0.009
L1	0.041	0.041	0.041	Basic
b	0.010	0.010	0.010	+/- 0.002
c	0.008	0.008	0.008	+/- 0.001
e	0.025	0.025	0.025	Basic
N	16	24	28	Reference

Drawing #: MDP0040
Rev: E
Date: 3/19/01
Units: Inches
JEDEC Reg: MO-137

PACKAGE OUTLINE DRAWING
QSOP - 0.150" NARROW BODY PACKAGE

élantec Semiconductor, Inc.
HIGH PERFORMANCE ANALOG INTEGRATED CIRCUITS

Notes:
(1) Plastic or metal protrusions of 0.006" maximum per side are not included.
(2) Plastic interlead protrusions of 0.010" maximum per side are not included.
(3) Dimensions "D" and "E1" are measured at Datum Plane "H".
(4) Dimensioning and tolerancing per ASME Y14.5M-1994.

NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp