

**S3843P**

Current Mode PWM Controller

Descriptions

The S3843 is fixed Current PWM controller for Off-line and DC-DC converter applications. The internal circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier current sensing comparator, and a high current totempole output for driving a power MOSFET. Protection circuitry includes built in under voltage lockout and current limiting. S3843 have UVLO threshold of 8.4V(on) and 7.6V(off). S3843 can operate within 100% duty cycle.

Features


- Optimized for off-line and DC to DC converters
- Low start up current < 1 mA
- Operating range up to 500 KHz
- Pulse-by-pulse current limiting
- Under Voltage Lock Out with hysteresis
- High current totempole output
- Short shutdown delay time ; typical 100nsec

Ordering Information

Type NO.	Marking	Package Code
S3843P	S3843P	DIP-8

Outline Dimensions

unit : mm



PIN Connections

1. Output / Compensation
2. Voltage feedback. Input
3. Current sense Input
4. Rt/Ct
5. GND
6. Output
7. Vcc
8. Vref

Absolute Maximum Ratings

Ta=25°C

Characteristic	Symbol	Ratings	Unit
Supply Voltage	Vcc	30	V
Output Current	Io	1	A
Analog Inputs	Vi(ana)	-0.3 to 6.3	V
Error Amp. Output Sink current	Isink(EA)	10	mA
Power Dissipation	Pd	1	W

Electrical Characteristics

(Vcc=15V, Rt=10Kohm, Ct=3.3nF, Ta=0°C to 70°C, Unless otherwise specified)

Characteristic	Symbol	Test Condition	Min.	Typ.	Max.	Unit
1. Reference Section						
Output Voltage	Vref	Tj=25°C, Io=1mA	4.90	5.00	5.10	V
Line Regulation	Δ Vref	12V ≤ Vcc ≤ 25V	-	6	20	mV
Load Regulation	Δ Vref	1mA ≤ Io ≤ 20mA	-	6	25	mV
Output Short Current	Isc	Ta=25°C	-30	-100	-180	mA
2. Oscillator Section						
Initial Accuracy	Fosc	Tj=25°C	47	52	57	KHz
Voltage Stability	△f /△V	12V ≤ Vcc ≤ 25V	-	0.2	1.0	%
Oscillator Voltage	Vosc	Vpin4, peak to peak	-	1.7	-	V
Discharge Current	Idischarge	Tj=25°C, Pin4=2V	7.8	8.3	8.8	mA
3. Error Amp Section						
Input Voltage	V2	VPIN1=2.5V	2.42	2.50	2.58	V
Input Bias Current	Ib	-	-	-0.3	-2.0	μA
Open Loop Voltage Gain	Avo1	2V ≤ Vo ≤ 4V	65	90	-	dB
Unity Gain Bandwidth	GBW	Tj=25°C	0.7	1	-	MHz
PSRR	PSRR1	Vcc=12V to 25V	60	70	-	dB
Output Sink Current	ISINK	VPIN2=2.7V, VPIN1=1.1V	2	6	-	mA
Output Source Current	ISOURCE	VPIN2=2.3V, VPIN1=5V	-0.5	-0.8	-	mA
Output High Voltage	VOH	Vpin2=2.3V, R1=15 kΩ to GN	5	6	-	V
Output Low Voltage	VOL	VPIN2=2.3V, R1=15 kΩ to PIN8	-	0.7	1.1	V
4. Current Sense Section						
Gain	Gv	-	2.8	3.0	3.2	V/V
Maximum Input Signal	Vi(MAX)	VPIN1=5V	0.9	1.0	1.1	V
PSRR	PSRR2	12V ≤ Vcc ≤ 25V	-	70	-	dB
Input Bias Current	Ibias	-	-	-2	-10	μA
Delay to Output	Td	VPIN3=0V to 2V	-	100	300	nS


Electrical Characteristics(continued)

(V_{CC}=15V, R_T=10Kohm, C_T=3.3nF, T_A=0 °C to 70 °C, Unless otherwise specified)

Characteristic	Symbol	Test Condition	Min.	Typ.	Max.	Unit
5. Output Section						
Output Low Level1	V _{OL1}	I _{sink} =20mA	-	0.1	0.4	V
Output Low Level2	V _{OL2}	I _{sink} =200mA	-	1.5	2.0	V
Output High Level1	V _{OH1}	I _{source} =20mA	13.0	13.5	-	V
Output High Level2	V _{OH2}	I _{source} =200mA	12.0	13.5	-	V
V _{OL} (UVLO)	-	V _{CC} =6V, I _{sink} = 1mA	-	0.7	1.2	V
Rise Time	t _r	T _j =25°C, C ₁ =1nF	-	50	150	nS
Fall Time	t _f	T _j =25°C, C ₁ =1nF	-	50	150	nS
6. Under Voltage Lockout Section						
Start Threshold	V _{th}	-	7.8	8.4	9	V
Min. Operating Voltage	V _{tlL}	After turn on	7	7.6	8.2	V
7. PWM Section						
Maximum Duty Cycle	D _{max}	-	93	97	100	%
Minimum Duty Cycle	D _{min}	-	-	-	0	%
8.Total Standby Section						
Start-Up Current	I _{st}	-	-	0.5	1	mA
Operating Supply Current	I _{CC}	V _{pin2} =V _{pin3} =0V	-	11	20	mA
V _{CC} Zener Voltage	V _Z	I _{CC} =25mA	-	35	-	V


NOTE: Adjust V_{CC} above the start threshold before setting at 15V

Block Diagram



Information in using IC


1. Under voltage Lockout



To prevent erratic output behavior which activating the power switch with extraneous leakage currents, during under voltage lockout. Output(pin6) should be shunted to ground with a bleeder resistor.

The V_{CC} comparator upper and lower threshold are 8.4V/7.6V. The large hysteresis and low start up currents makes it ideally suited in off-line converter application where efficient bootstrap start-up techniques are required.


2. Oscillator Waveforms and Maximum Duty Cycle



The oscillator frequency is programmed by the values selected for the timing components R_t and C_t. C_t is charged from 5V, V_{ref}, through resistor R_t to approximately 2.8V and discharged to 1.2V by an internal current sink.


During the discharge of C_t, the oscillator generates an internal blanking pulse and the center input NOR gate high. This makes output to be in a low state and control the amount of output dead time.

3. Error AMP Configuration




Error amp output(Pin1) is provided for external loop compensation and error amp can source or sink up to 0.5mA. The non-inverting input is internally biased at 2.5V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input(pin2).

4. Current Sense Circuit



A normal operating conditions occurs when the power supply output is overloaded or if output voltage to 1.0V. Therefore the maximum peak switch current is $I_{pk(max)}=1.0V/R_s$, and under the normal operating conditions the peak inductor current controlled by the voltage at pin1.


5. Shutdown Techniques



Shutdown of the S3843 can be accomplished by two methods; either raise pin3 above 1V or pull pin1 below a voltage two diodes drops above ground. Either causes the output of the PWM method comparator to be high (refer to


block diagram). The PWM latch is reset dominant so that the output will remain low until the next clock cycle after the shutdown condition at pins 1 and/or 3 is removed. In one example, an externally latched shutdown may be accomplished by adding an SCR which turn off, allowing the SCR to reset.

6. Open Loop Test



High peak currents associated with capacitive leads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to Pin5 in a single point ground. The transistor and $5\text{ k}\Omega$ potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to Pin 3.

7. Slope Compensation



A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycle over 50%. Note that capacitor C, forms a filter with R₂ to suppress the leading edge switch spikes.

Electrical Characteristic Curves

