OSD PROCESSOR FOR MONITOR

S5D2508A01

OVERVIEW

The S5D2508A01 is used to display some characters or symbols on a screen of monitor. Basically, the operation is to control the internal memory on chip and generate the R,G,B signals for some characters or symbols. The R,G,B signals are synchronized with the horizontal sync. Then the R,G,B signals are mixed with the main video signal in the Video Amp IC.

The font data for characters or symbols are stored in the internal ROM. This stored data are accessed and controlled by the control data from a micro controller. The control data are transmitted through the I²C bus. All timing control signals including the system clock are synchronized with the horizontal sync. Therefore there is a PLL circuitry on chip.



FEATURES

256 ROM fonts (Each font consists of 12 x 18 dots.)

- Full Screen Memory Architecture
- Wide range PLL available (15 kHz 120 kHz)
- Programmable vertical height of character
- Programmable vertical and horizontal positioning
- Character color selection up to 16 different colors
- Programmable background color (Up to 16 colors)
- · Character blinking, bordering and shadowing
- Color blinking
- Character scrolling
- Fade-in and fade-out
- Box drawing
- Character sizing up to four times
- 96 MHz pixel frequency from on-chip PLL
- IIC Protocol Data Transmission (Slave Address : BAH)

ORDERING INFORMATION

Device	Package	Operating Temperature
S5D2508A01-D0B0	16-DIP-300	0°C — 7℃



BLOCK DIAGRAM




Figure 1. Functional Block Diagram

PIN CONFIGURATIONS




Figure 2. Pin Configurations

PIN DESCRIPTIONS

Table 1. Pin Descriptions

Pin No.	Signal	Active	I/O	Description
1	VSS_A	•	-	Ground (Analog Part)
2	VCO_IN	-	Input	This voltage is generated at the external loop filter and goes into the input stage of the VCO.
3	VREF1	-	Input	1.26 V DC Voltage from the Bandgap Reference. Connected to ground through a resistor to make internal reference current (Typical 36 K Ω for 27 μ A)
4	VDD_A	-	-	+5 V Supply Voltage for Analog Part
5	VREF	-	Input	Bandgap Reference Voltage (Typical 1.26 V)
6	HFLB	Low	Input	Horizontal Flyback Signal
7	SDA	-	In/Out	Serial Data (I ² C)
8	SCL	-	In/Out	Serial Clock (I ² C)
9	VFLB	Low	Input	Vertical Flyback Signal
10	VSS_D	-	-	Ground for Digital Part
11	FBLK	-	Output	Fast Blank Signal
12	B_OUT	-	Output	Video Signal Output (B)
13	G_OUT	-	Output	Video Signal Output (G)
14	R_OUT	-	Output	Video Signal Output (R)
15	INT	-	Output	Intensity Signal Output
16	VDD_D	-	-	+5 V SUpply Voltage for Dogital Part

ABSOLUTE MAXIMUM RATINGS

Parameters	Symbol		Unit		
		Min.	Тур.	Max.	
Maximum Supply Voltage	VDD	-	-	7.0	V
Input Voltage	V _I	-	-	7.0	V
Operating Temperature Range	T _{OPR}	-20	-	70	°C
Storage Temperature Range	T _{STG}	-40		125	°C
Power Dissipation	P _D	-	-	1200	mW

NOTE: PKG Thermal Resistance : 64.2 °C/W

ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics

 $(Ta = 25 \, ^{\circ}C, \, VDD = 5 \, V)$

Table 2. DC Electrical Characteristics

Parameters (Conditions)	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	VDD	4.75	5.00	5.25	V
Supply Current (No load on any output)	I _{DD}	-	-	25	mA
Lancet Vallage	V_{IH}	0.8VDD	-	-	V
Input Voltage	V _{IL}	-	-	VSS + 0.4	V
Output Voltage	V _{OH}	0.8VDD	-	-	V
(lout = 1mA)	V _{OL}	-	-	VSS + 0.4	V
Input Leakage Current	I _{IL}	-10	-	10	μΑ
VCO Input Voltage	V _{VCO}		2.5		V

OPERATION TIMINGS

Table 3. Operation Timings

Parameters (Conditions)	Symbol	Min.	Тур.	Max.	Unit
Output Signal - R/G/B_OUT, INT, FBLK	(Ta = 25°C V	DDA = VDD = 5 V	, CLOAD = 30pF		
Rise Time	t _R	-	-	6	nsec
Fall Time	t _F	-	-	6	nsec
Input Signal - HFLB, VFLB	•	<u> </u>			!
Horizontal Flyback Signal Frequency	f _{HFLB}	-	-	120	kHz
Vertical Flyback Signal Frequency	f _{VFLB}	-	-	200	Hz
I ² C Interface - SDA, SCL (Refer to Figu	ire 3)				
SCL Clock Frequency	f _{SCL}	-	-	300	kHz
Hold Time for start condition	t _{hs}	500	-	-	ns
Set Up Time for stop condition	t _{sus}	500	-	-	ns
Low Duration of clock	t _{low}	400	-	-	ns
High Duration of clock	t _{high}	400	-	-	ns
Hold Time for data	t _{hd}	0	-	-	ns
Set Up Time for data	t _{sud}	500	-	-	ns
Time between 2 access	t _{ss}	500	-	-	ns
Fall Time of SDA	t _{fSDA}	-	-	20	ns
Rise Time of both SCL and SDA	t _{rSDA}	-	-	-	ns




Figure 3. I²C Bus Timing Diagram



FUNCTIONAL DESCRIPTIONS

Data Transmission to the S5D2508A01

According to the I²C protocol, the S5D2508A01 receives the data from a micro controller. The SDA line and the SCL line are shown in Figure 4. As shown in Figure 4, after the starting pulse, the slave address with R/W* bit and an acknowledge are transmitted in sequence, an internal register address of the S5D2508A01 is followed. The first 8-bit byte is the upper 8bits of the register address. The lower 8bits of the register address are followed after the second acknowledge. There is a data transmission format and are two address bit patterns in the S5D2508A01 as following.

The slave address of the S5D2508A01 is BAH(in hexadecimal).

Data Transmission Format

Row Address -> Column Address -> Data Byte N -> Data Byte N+1 -> Data Byte N+2 ->

Address Bit Pattern for Display Registers Data

(a) Row Address Bit Pattern

R3 - R0: Valid Data for Row Address

A15	A14	A13	A12	A11	A10	A9	A8	
Х	Х	Х	Х	R3	R2	R1	R0	

(b) Column Address Bit Pattern

C4 - C0: Valid Data for Column Address

A7	A6	A5	A4	A3	A2	A1	A0
Х	Х	X	C4	C3	C2	C1	C0

After addressing, data bytes are followed as the above data transmission format. The Figure 4 describes the data transmission with the I²C bus protocol.




Figure 4. SDA line and SCL line (Write Operation)



Memory Map

The display RAM is addressed with the row and column number in sequence. The display RAM consists of four register groups: Character & Attribute Registers, Row Attribute Registers and Frame Control Registers-.

As the display area in a monitor screen is 30 columns by 15 rows, the related Character & Attribute Registers are also 30 columns by 15 rows. Each register contains a character address and an attribute corresponding to display location on a monitor screen. And one register is composed of 16 bits. The lower 8 bits select characters out of 256 ROM fonts. The upper 7 bits are assigned to give a character attribute to a selected font. Row Attribute Registers occupy the 31th column of Display RAM and provide the row attribute of a blank mode, raster color, raster color intensity, character color intensity, horizontal character size, vertical character size.

Frame Control Registers are located at the 16th row. The content of each register is described in Figure 5 and following register set.




Figure 5. Memory Map of Display Registers

ROM Fonts

S5D2508A01 is able to supply 256 single-color ROM fonts for describing an OSD icon. So a multi-language OSD icon can be generated. The standard font \$00 is reserved for blank data.






Figure 6. Array of ROM Fonts

Scroll


The scrolling function is to display or erase a character slowly from the top line to the bottom. The scrolling time is controlled by 'ScrT' bit of the frame control registers. If 'ScrT' bit is high, then the time is 0.5 sec. Otherwise, 1 sec.



Character Bordering & Shadowing



Bordering



Shadowi ng

Character Height Control

Two examples of the height-controlled character are shown in the following figure. The height control is performed by repeating some lines. The repeating line-number comes from the equation below.

```
[# of the repeating lines = 2 + N \times M], where N = 1,2,3,... and M = round{14 \div (CH[5:0]-18)}.
```

If the M value is less than or equal to 1, all the lines of the standard font are repeated once or more. This is described as following.

(i) If CH[5:0] is greater than 32, and less than or equal to 46 (32 < CH[5:0] ≤ 46), then all lines are repeated once or twice. The lines repeated twice are selected by the following equation.

```
[# of the repeating lines = 2 + N \times M], where N = 1,2,3,... and M= round{14÷(CH[5:0]-32)}.
```


(ii) If CH[5:0] is greater than 46, and less than or equal to 60 (46 < CH[5:0] ≤ 60), then all lines are repeated twice or three times. The lines repeated three times are selected by the following equation.

```
[# of the repeating lines = 2 + N \times M], where N = 1,2,3,... and M= round{14 \div (CH[5:0]-46)}.
```

iii) If CH[5:0] is greater than 60, and less than or equal to 64 (60 < CH[5:0] ≤ 64), then all lines are repeated three or four times. The lines repeated four times are selected by the following equation.

```
[# of the repeating lines = 2 + N \times M], where N = 1,2,3,... and M= round{14÷(CH[5:0]-60)}.
```

The repeating line-number is limited to 16.



FRAME CONTROL & TIMING

Figure 7 shows the composition of display frame with the OSD characters.




Figure 7. Frame Composition with the OSD Characters

User can determine the dot frequency by the equation of H freq. x the number of horizontal resolution. And the number of horizontal resolution is determined by the bit9 - 8 (dot 1,dot 0) of the frame Control registers-1. If dot $0 = 0^{\circ}$, dot $1 = 0^{\circ}$, then the dot frequency is calculated by the equation of H freq. \times 320. If the H freq. = 15 kHz, then the dot frequency is 15 kHz \times 320 = 4.8 MHz.

If dot 0 = "1", dot 1 = "1" and the horizontal frequency is 120 kHz, then the dot frequency is 120 kHz \times 800 = 96 MHz. 96 MHz is the maximum clock frequency in this processor.



REGISTER DESCRIPTION

; B Character & Attribute Register: Row00~14, Column00~29

F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
BINV	BOX1	BOX0	В	G	R	Blink	•	C7	C6	C5	C4	С3	C2	C1	C0
•		Character Attribute Character Attribute							Charac	cter Co	de 256	Fonts) ——	-	

¡B Row Attribute Register: Row00~14, Column30

F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
-	BREN	INTE	CBli	BOXE	BORD	SHA	RB	RG	RR	RINT	CINT	HZ1	HZ0	VZ1	VZ0
							← Ra	ster Co	lor 	 Inter	nsity-	← (Charact	er Size	-

¡B Frame Control Register 0 : Row15, Column00

F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
-	Fde	FdeT	VPOL	HPOL	-	-	-	-	Erase	EN	Scrl	ScrT	Bli1	Bli0	BliT

; B Frame Control Register 1: Row15, Column01

F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
CP1	CP0	Fpll	HF2	HF1	HF0	dot1	dot0	DPLL	FBLK	CH5	CH4	СНЗ	CH2	CH1	CH0
PLL Control									•	Chara	acter He	eight C	ontrol -	—	

¡ß Frame Control Register 2 : Row15, Column02

F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
-		– Horiz	zontal :	Start P	osition			-		– Ver	tical S	tart Pos	sition –		



Table 4. Register Description

Registers	Bits	Description				
Character & Attribute Register (Row 00— 14,	C7— C0 (Bit 7— 0)	Character Code Address of 256 ROM Fonts.				
Column 00~29)	Blink/FINT (Bit 9)	Blink/FINT Character Blinking/Font Intensity Enable.			king effect. The blinking period is lected by the 'Bli0' and ' Bli1' bits. font intensity combined with	
		INTE	Blink/FINT	RINT	CINT	Function
		0	0	-	-	Normal
		0	1	-	-	Blink
		1	0	-	-	Normal(No Intensity)
		1	1	0	1	Character Intensity
		1	1	1	0	Raster Intensity
		1	1	1	1	Character & Raster Intensity
	B,G,R (Bit C— A)	Character color is determined by these bits. 8 colors can be selected and the color intensity of a character is given by 'CINT' bit of Row Attribute Regisers. So user can select up to 16 colors. Character Box Drawing. The combinations of this two bits generate four different box drawing modes as following. The following example is the case that box dawing is activated with the font 'A'			r is given by 'CINT' bit of Row	
	BOX 1, BOX0 (Bit E, D)					
			BOX1		0	1
			0	ВС	X OFF	<u>A</u>
			1	_4	<u>A</u>	A
		'BOXE' determi	bit low. if th	e 'BOX oits . Pr	E' bit is iority of	for raster color by setting the low,Raster color of a font is raster color selected here is



Table 4. Register Description (Continued)

Registers	Bits	Description				
	BINV (Bit F)	Box Inversion. The box drawing activated by the bit E and D is changed to white box from black and conversely.				
Row Attribute Register (Row 00 ~ 14, Column 30)	VZ1,VZ0 Vertical Character Size Control. Vertical character size is determined by the combinations of this two bits as following table.			e is determined		
		VZ1	VZ0	Vertical Character Size		
		0	0	1X		
		0	1	2X		
		1	0	3X		
		1	1	4X		
	HZ1,HZ0 Horizontal Character Size Control. The horizontal character size (Bit 3, 2) determined by the combinations of this two bits as following tall					
		HZ1	HZ0	Horizontal Character Size		
		0	0	1X		
		0	1	2X		
		1	0	3X		
		1	1	4X		
	CINT (Bit 4)	Character Color Intensity. If INTE'bit and this bit is set, the color intensity of characters setting FINT'bit in the same row is high.				
	RINT (Bit 5)	Raster Color Intensity. If INTE'bit and this bit is set, the color intensity of rasters setting FINT'bit in the same row is high.				
	RB,RG,RR (Bit 8— 6)	·			bit of Row	
	SHA	Character Shadowing. Set this bit to activate characters shadowing.				
	BORD Character Bordering. Set this bit to activate			t this bit to activate characters	s shadowing.	

Table 4. Register Description (Continued)

Registers	Bits	Description
	BOXE (Bit B)	BOX Enable. If this bit is set, Bit F-D in the Character & Attribute Registers are used for the box-drawing function. Otherwise, those are used for raster color of a font. Even though the raster color attribute is given by Bit 8-6 in the row attribute registers, the priority of Bit F-D in the character & attribute registers is higher.
	CBli (Bit C)	Color Blink Enable. If this bit is high, color blinking effect is activated. The effect is to repeat color inversion between character and raster. Color blinking time and the duty is controlled by Bil T, Bil 1 and Bli 0.
	INTE (Bit D)	Intensity Enable. If this bit is set, the function of RINT and CINT bit are enabled and the bit 9 of Character & Attribute Register control the font intensity effect. Otherwise, all intensity functions are disabled and the bit 9 of Character & Attribute Register control the blinking effect.
	BREN (Bit E)	Back Raster Blank Enable. If this bit is high and the raster color is black, the raster is transparent
	Bit F	Reserved



Table 4. Register Description (Continued)

Registers	Bits	Description					
Frame Control Register 0 (Row 15, Column 00)	Bli T (Bit 0)	Blink Time Control. If this bit is high, the blink time is 0.5 sec. Otherwise, 1 sec.					
	Bli 1,Bli 0 (Bit 2,1)	Blinking Duty Control. The blinking duty is controlled by the combination of this two bits as following.					
		Bli 1 Bli 0 Blinking Duty					
		0	0	Blink Off			
		0	1	Duty 25%			
		1	0	Duty 50%			
		1	1	Duty 75%			
	ScrT (Bit 3)	Scroll Time Control. If this bit is high, the scroll time is 0.5 sec. Otherwise, 1 sec.					
	Scrl (Bit 4)	Scroll Enable. The scroll display is activated by setting this bit high.					
	EN (Bit 5)	OSD Enable. If this bit is high, OSD is enable. Otherwise, disable.					
	Erase (Bit 6)	(Bit 6) RAM data are erased by setting this bit.					
	Bit A — 7						
	_						
	Fde (Bit E)	Fade-in and fade-out Enable. The fade-in and fade-out effect is activated by setting this bit high.					
	Bit F	Reserved.					



Table 4. Register Description (Continued)


Registers	Bits	Description					
Frame Control Register 1 (Row 15, Column 01)	CH5— CH0 (Bit 5— 0)						
	FBLK (Bit 6)						
	DPLL (Bit 7)	It determines the PLL scheme. If this bit is low, then the PLL mode is differential mode. Otherwise, single mode.					
	dot 1,dot 0 (Bit 9,8)	This two b	its detern	nine the	e number of dots per horizo	ntal line.	
		dot 1	dot	0	No. of Dots		
		0	0		320 dots/line		
		0	1		480 dots/line		
		1	0		640 dots/line		
		1	1		800 dots/line		
	HF2— HF0 (Bit C— A)	The horizontal frequency information is transferred by this three bits.					
		HF2	HF1	HF0	Hf Information		
		0	0	0	15 KHz < Hf < 20 KH	z	
		0	0	1	20 KHz ≤ Hf <35 KH	z	
		0	1	0	35 KHz ≤ Hf < 50 KH	z	
		0	1	1	50 KHz ≤ Hf < 65 KH	z	
		1	0	0	65 KHz ≤ Hf <80 KH:	z	
		1	0	1	80 KHz ≤ Hf < 95 KH	z	
		1	1	0	95 KHz ≤ Hf < 110 KH	· Iz	
		1	1	1	110 KHz ≤ Hf < 120 K	Hz	
	FPLL (Bit D)	If this bit is high, the VCO block of OSD_PLL operates on full range (4MHz - 96 MHz).					
	CP 1,CP 0 (Bit F,E)	This bit controls charge pump output current.					
		CP 1	СР	0	Charge Pump Current		
		0	0		0.5mA		
		0	1		0.75mA		
		1 0 1.0mA		1.0mA			
		1	1		1.25mA		




Table 4. Register Description (Continued)

Registers	Bits	Description
Frame Control Register 2 (Row 15, Column 02)	VP7— VP0 (Bit 7— 0)	Vertical Start Position Control. It means the top margin height from the V-sync reference edge. (= $VP[7:0] \times 4$)
	HP7— HP0 (Bit F— 8)	Horizontal Start Position Control. It means the horizontal display delay from the H-sync reference edge to the 1'st pixel position of characters. (= HP[7:0] \times 6)

STANDARD ROM FONTS










APPLICATION CIRCUIT



NOTES

