SN74CBTS6800 10-BIT FET BUS SWITCH

WITH PRECHARGED OUTPUTS AND SCHOTTKY DIODE CLAMPING

SCDS102A - JUNE 1999 - REVISED JULY 1999

- 5- Ω Switch Connection Between Two Ports
- **TTL-Compatible Input Levels**
- Outputs Are Precharged by Bias Voltage to **Minimize Signal Distortion During Live** Insertion
- Schottky Diodes on the I/Os to Clamp Undershoots up to -2 V
- **Package Options Include Plastic Shrink** Small-Outline (DB, DBQ), Thin Very Small-Outline (DGV), Small-Outline (DW), and Thin Shrink Small-Outline (PW) **Packages**

(TOP VIEW) 24 V_{CC} ON Α1 23 B1 A2 22 B2 3 АЗ 21 B3 A4 20 B4 19**∏** B5 A5 A6 18 **∏** B6 A7 17 **∏** B7 16 B8 **8**A 15 **∏** B9 A9 10 A10 11 14 ¶ B10 13 BIASV **GND** 12

DB, DBQ, DGV, DW, OR PW PACKAGE

description

The SN74CBTS6800 provides ten bits of high-speed TTL-compatible bus switching with Schottky diodes on the I/Os to clamp undershoot.

The low on-state resistance of the switch allows bidirectional connections to be made, while adding near-zero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.


The SN74CBTS6800 is organized as one 10-bit switch with a single enable (\overline{ON}) input. When \overline{ON} is low, the switch is on, and port A is connected to port B. When \overline{ON} is high, the switch between port A and port B is open. When \overline{ON} is high or V_{CC} is 0 V, B port is precharged to BIASV through the equivalent of a 10-k Ω resistor.

The SN74CBTS6800 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	ON	B1-B10	FUNCTION		
Γ	L	A1-A10	Connect		
L	Н	BIASV	Precharge		

logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		0.5 V to 7 V
Bias voltage range, BIASV		$-0.5\ V$ to 7 V
Input voltage range, V _I (see Note 1)		$-0.5\ V$ to 7 V
Continuous channel current		128 mA
Input clamp current, I_{IK} ($V_I < 0$)		–50 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DB package	104°C/W
•	DBQ package	103°C/W
	DGV package	139°C/W
	DW package	81°C/W
	PW package	120°C/W
Storage temperature range, T _{stg}		\dots –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
BIASV	Supply voltage	1.3	VCC	V
VIH	High-level control input voltage	2		V
V _{IL}	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP‡	MAX	UNIT
VIK	A or B inputs	V _{CC} = 4.5 V,	I _I = -18 mA				-0.7	V
	Control inputs						-1.2	V
Iμ		$V_{CC} = 5.5 \text{ V},$	$V_I = GND$				- 5	μΑ
lιΗ		$V_{CC} = 5.5 \text{ V},$	$V_{I} = 5.5 V$				150	μΑ
lo		$V_{CC} = 4.5 \text{ V},$	BIASV = 2.4 V,	V _O = 0	0.25			mA
Icc		V _{CC} = 5.5 V,	$I_{O} = 0,$	$V_I = V_{CC}$ or GND			3	μΑ
∆ICC§	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control inputs	V _I = 3 V or 0				3.5		pF
C _{io(OFF)}		$V_0 = 3 \text{ V or } 0,$	ON = V _{CC}			4.5		pF
r _{on} ¶		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _I = 15 mA		11	20	
		$V_{CC} = 4.5 \text{ V}$ $V_{I} = 0$ $V_{I} = 2.4 \text{ V},$	I _I = 64 mA		3	7	Ω	
			V - 0	I _I = 30 mA		3	7	
			V _I = 2.4 V,	I _I = 15 mA		6	15	

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$.

[¶]Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCDS102A - JUNE 1999 - REVISED JULY 1999

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	TEST CONDITIONS	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V	V _{CC} = 5 V ± 0.5 V		UNIT
				MIN MAX	MIN	MAX	
t _{pd} †		A or B	B or A	0.35		0.25	ns
^t PZH	BIASV = GND	ŌN	A or B	6	2	5.1	20
^t PZL	BIASV = 3 V		AUIB	6	2	5.6	ns
t _{PHZ}	BIASV = GND	ŌN	A or B	5.5	1	5	20
tPLZ	BIASV = 3 V		AUIB	5.5	2	5.9	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

PARAMETER MEASUREMENT INFORMATION **TEST S1** 500 Ω **From Output** Open tpd O GND **Under Test** 7 V tPLZ/tPZL $C_L = 50 pF$ tPHZ/tPZH Open $\textbf{500}\,\Omega$ (see Note A) Output 3 V Control 1.5 V (low-level **LOAD CIRCUIT** enabling) **tPZL** Output 3.5 V Waveform 1 S1 at 7 V OL + 0.3 V Input 1.5 V (see Note B) 0 V tPZH → **tPLH tPHL** Output VOH VOH Waveform 2 OH - 0.3 V 1.5 V Output S1 at Open - 0 V (see Note B) VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com