

INTRODUCTION

The S6B2104 is a LCD driver IC, which is fabricated by low power CMOS high voltage process technology. This device consists of 80-bit bi-directional shift register, 80-bit data latch and 80 bit driver.


FEATURES

- Power supply voltage: +5V \pm 10%, +3V \pm 10%
- Supply voltage for display: 6 to 28V (VDD-VEE)
- Parallel data processing (4 bit)
- Applicable LCD duty: 1/64 to 1/256
- Interface


Drivers	
COM	SEG (cascade)
S6B0086	Other S6B2104

- High voltage CMOS process
- 100 QFP or bare chip available

BLOCK DIAGRAM




PIN CONFIGURATION



MAXIMUM ABSOLUTE LIMIT

Characteristic	Symbol	Value	Unit
Operating voltage	V_{DD}	-0.3 - 6.0	V
Driver supply voltage	V_{LCD}	0 - 30	
Input voltage	V_{IN}	-0.3 - $V_{DD} + 0.3$	
Operating temperature	T_{OPR}	-30 - +85	°C
Storage temperature	T_{STG}	-55 - +150	

Voltage greater than above may result in damage to the circuit.



ELECTRICAL CHARACTERISTICS**DC Characteristics**

(VDD = 2.7 to 5.5V, VSS = 0V, Ta = -30 to +85°C, CL = 15pF)

Characteristics	Symbol	Condition	Min	Typ	Max	Unit	
Operating voltage	V _{DD}	-	2.7	-	5.5	V	
Driver supply voltage	V _{LCD}	V _{LCD} = VDD - VEE	6	-	28		
Input voltage ⁽¹⁾	V _{IH}	-	0.8VDD	-	-		
	V _{IL}	-	0	-	0.2VDD		
Output voltage ⁽²⁾	V _{OH}	I _{OH} = -0.4mA	VDD-0.4	-	-	V	
	V _{OL}	I _{OL} = 0.4mA	-	-	0.4		
Input leakage current 1 ⁽¹⁾	I _{IL1}	V _{IN} = VDD to VSS	-1	-	1	μA	
Input leakage current 2 ⁽³⁾	I _{IL2}	V _{IN} = VDD to VEE	-25	-	25		
On resistance ⁽⁴⁾	R _{ON}	I _{ON} = 100μA	-	2	4	kΩ	
Supply current	I _{STB}	f _{CL2} = 1MHz, VDD = 5.5V ⁽⁵⁾	-	-	200	μA	
	I _{DD}	f _{CL2} = 19.2kHz, f _M = 40Hz, V _{LCD} = 26V	VDD = 5.5V ⁽⁶⁾	-	-	3	mA
			VDD = 2.7V ⁽⁶⁾	-	-	1	mA
	I _{EE}	No Load	VDD = 5.5V ⁽⁷⁾	-	150	500	μA

NOTES:

- Applied to CL1, CL2, EIB, EOB, D0 to D3, SHL, DISPOFFB, M pin.
- EIB, EOB pin
- V1, V3, V4 pin
- VDD-VEE = 26V(VDD = 3V), VEE = 28V(VDD = 5V), V1 = VDD, V3 = VDD-2/10(VDD-VEE), V4 = VEE+2/10(VDD-VEE), S1 to S80 pin
- Display data pattern: 0000, Current from VDD to VSS when the display data is not processing (SHL = VSS, D0 to D3 = VSS, DISPOFFB = VDD, M = VSS)
- Display data pattern: 1010, Current from VDD to VSS when the display data is processing
- Display data pattern: 1010, Current on VEE pin

AC Characteristics


(VDD = +5V ± 10%, VSS = 0V, Ta = -30 to +85 °C, CL = 15pF)

Characteristic	Symbol	Condition	Min	Typ	Max	Unit
Clock cycle time	t _{CYC}	Duty = 50%	125	-	-	ns
Clock pulse width	t _W	-	45	-	-	
Clock rise/fall time	t _R /t _F	-	-	-	30	
Data set-up time	t _{DS}	-	30	-	-	
Data hold time	t _{DH}	-	30	-	-	
Clock set-up time1	T _{CS1}	-	80	-	-	
Clock set-up time2	T _{CS2}	-	10	-	-	
Clock hold time	t _{CH}	-	80	-	-	
Propagation delay time	t _{PHL}	EOB output	-	-	80	
		EIB output	-	-	80	
EIB, EOB set-up time	t _{PSU}	EOB input	30	-	-	
		EIB input	30	-	-	

(VDD = +3V ± 10%, VSS = 0V, Ta = -30 to +85°C, CL = 15pF)

Characteristic	Symbol	Condition	Min	Typ	Max	Unit
Clock cycle time	t _{CYC}	Duty = 50%	250	-	-	ns
Clock pulse width	t _W	-	95	-	-	
Clock rise/fall time	t _R /t _F	-	-	-	30	
Data set-up time	t _{DS}	-	50	-	-	
Data hold time	t _{DH}	-	50	-	-	
Clock set-up time1	T _{CS1}	-	80	-	-	
Clock set-up time2	t _{CS2}	-	15	-	-	
Clock hold time	t _{CH}	-	120	-	-	
Propagation delay time	t _{PHL}	EOB output	-	-	155	
		EIB output	-	-	155	
EIB, EOB set-up time	t _{PSU}	EOB input	65	-	-	
		EIB input	65	-	-	

Timing Characteristics



PIN DESCRIPTION

Table 1. Pin Description

Pin No	I/O	Name	Function	Interface
VDD (40)	Power	Operating voltage	For logical circuit (+5V \pm 10%, +3V \pm 10%)	Power Supply
VSS (42)			0V (GND)	
VEE (33)		Negative supply voltage	For LCD drive circuit	
V1, V3, V4 (34-36)	I	LCD driver output voltage level	Bias supply voltage terminals to drive the LCD. Bias voltage divided by the resistance is usually used as supply voltage source. (refer to note 1)	Power
S1-S80 (1-30, 51-100)	O	LCD driver output	Display data output pin which corresponds to the respective latch contents. One of V1, V3, V4 and VEE is selected as a display driving voltage source according to the combination of the latched data level and M signal (refer to note 2)	LCD
CL2 (47)	I	Data shift clock	Clock pulse input for the 4 bit parallel shift register. The data is shifted to 80 bit shift register at the falling edge of the clock pulse. The clock pulse, which was input when the enable bit (EIB/EOB) is not active condition, is invalid.	Controller
M (38)	I	Alternate signal for LCD driver output	Alternate signal input pin for LCD driving. Normal frame inversion signal is input	Controller
CL1 (49)	I	Data latch clock	The signal for latching the shift register contents is input to this terminal. CL1 pulse "H" level initializes power-down function block.	Controller
DISPOFFB (39)	I	Output level control (Display off)	Control input pin for display data output level (S1-S80). V1 level is output from S1-S80 terminal during "L" level input. LCD becomes non-selected by V1 level output from every output of segment drivers and every output of common drivers.	Controller
SHL (41)	I	Data shift control	EOB and EIB can be used as either input terminal or output terminal according to the condition of SHL. The shifting direction of each data, D0-D3, the I/O condition of EOB and EIB, and the condition of SHL are described in the table below. (refer to note 3).	VDD/VSS


Table 1. Pin Description (Continued)

Pin No	I/O	Name	Function			Interface
EOB,EIB (31,50)	I/O	Pin	I/O	SHL	Display data shifdirection	Description
		EOB	I	L	D0: S1→S5...→S77 D1: S2→S6...→S78	Enable input terminal of S6B2104.
		EIB	O		D2: S3→S7...→S79 D3: S4→S8...→S80	Enable output terminal of S6B2104. EIB is connected to next S6B2104's EOB when the S6B2104's are connected in series (cascade connection).
		EIB	I	H	D0: 80→S76...→S4 D1: 79→S75...→S3	Enable input terminal of S6B2104.
		EOB	O		D2: 78→S74...→S2 D3: 77→S73...→S1	Enable output terminal of S6B2104. EOB is connected to next S6B2104's EIB when the S6B2104's are connected in series (cascade connection)
D0-D3 (43-46)	I	EOB	I	L		
		EIB	O			
		EIB	I	H		
		EOB	O			

	Display data input	Display data input pins for 4 bit parallel shift register and it is input synchronized with the clock pulse. The combination of D0-D3 level, M signal, display data output level and the display on the LCD panel is described on the table below. (DISPOFFB = H)	Controller																	
		<table border="1"> <thead> <tr> <th>D0-D3</th> <th>M</th> <th>Display Data Output Level</th> <th>Display on the LCD</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>V3</td> <td>OFF</td> </tr> <tr> <td>H</td> <td>L</td> <td>V1</td> <td>ON</td> </tr> <tr> <td>L</td> <td>H</td> <td>V4</td> <td>OFF</td> </tr> <tr> <td>H</td> <td>H</td> <td>VEE</td> <td>ON</td> </tr> </tbody> </table>		D0-D3	M	Display Data Output Level	Display on the LCD	L	L	V3	OFF	H	L	V1	ON	L	H	V4	OFF	H
D0-D3	M	Display Data Output Level	Display on the LCD																	
L	L	V3	OFF																	
H	L	V1	ON																	
L	H	V4	OFF																	
H	H	VEE	ON																	

NOTES:

1.



2.

M	Latched Data	DISPOFFB	Output level (S1- S80)
L	L	H	V3
L	H	H	V1
H	L	H	V4
H	H	H	VEE
X	X	L	V1


X: Dont care.

- 3. - EOB and EIB pins works as input terminals.
 ENABLE F/F stops display data at "H" level input. ENABLE F/F starts display data at "L" level input.
- EOB and EIB pins work as output terminals. These terminals are set to the "H" level immediately after ENABLE F/F is initialized by the load pulse. Upon completion of 80-bit serial/parallel conversion using the shift clock input from the CL2 terminal, these terminals are then set to the "L" level.
- The operation of ENABLE F/F is terminated and held unchanged until the next load pulse is detected. (For cascade connection, refer to the application circuit drawing)

POWER DOWN FUNCTION

In order to reduce the power consumption, in case of cascade connection, S6B2104 has a "power down function".

EIB	Enable input	Enable	L
		Disable	H
EOB	Enable output	EOB of Nth driver is connected to EIB of (N+1)th driver S6B2104	



Timing Chart- 1/200 Duty, 1/15 Bias

