

CMOS STATIC RAM 64K (64K x 1-BIT)

IDT7187S IDT7187L

FEATURES:

- High speed (equal access and cycle time)
 Military: 25/35/45/55/70/85ns (max.)
- Low power consumption
- Battery backup operation—2V data retention (L version only)
- JEDEC standard high-density 22-pin ceramic DIP, 22-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- · Separate data input and output
- · Input and output directly TTL-compatible
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7187 is a 65,536-bit high-speed static RAM organized as 64K x 1. It is fabricated using IDT's high-performance, high-reliability CMOS technology. Access times as fast as 25ns are available.

Both the standard (S) and low-power (L) versions of the IDT7187 provide two standby modes—ISB and ISB1. ISB provides low-power operation; ISB1 provides ultra-low-power operation. The low-power (L) version also provides the capability for data retention using battery backup. When using a 2V battery, the circuit typically consumes only 30μ W.

Ease of system design is achieved by the IDT7187 with full asynchronous operation, along with matching access and cycle times. The device is packaged in an industry standard 22-pin, 300 mil ceramic DIP, or 22-pin leadless chip carriers.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY TEMPERATURE RANGE

PIN CONFIGURATIONS



DIP TOP VIEW



PIN DESCRIPTIONS

Name	Description
A0–A15	Address Inputs
CS	Chip Select
WE	Write Enable
Vcc	Power
DATAIN	Data Input
DATAOUT	Data Output
GND	Ground
	2986 tbl 01

TRUTH TABLE⁽¹⁾

Mode	<u>CS</u>	WE	Output	Power
Standby	Н	Х	High-Z	Standby
Read	L	Н	Dout	Active
Write	L	L	High-Z	Active
NOTE:				2986 tbl 02

1. H = VIH, L = VIL, X = don't care.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Unit
.0 V
25 °C
5 °C
50 °C
W
mA
>

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF
NOTE:				2986 tbl 04

1. This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Vін	Input High Voltage	2.2	_	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V
NOTE:				29	986 tbl 05

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	–55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%
			2000 #1 00

2986 tbl 06

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%)$

			IDT7	187S	IDT7			
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
L	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.		10 5	_	5 2	μΑ
Ilo	Output Leakage Current	Vcc = Max., \overline{CS} = VIH, Vout = GND to Vcc	MIL. COM'L.		10 5		5 2	μΑ
Vol	Output Low Voltage	IOL = 10mA, $VCC = Min$. IOL = 8mA, $VCC = Min$.			0.5 0.4		0.5 0.4	V
Vон	Output High Voltage	IOH = –4mA, Vcc = Min.		2.4	—	2.4	—	V

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			7187 7187	7187S25 7 7187L25 7		7187S35 7187L35		7187S45 7187L45		7187S55/70 7187L <u>55/70</u>		S85 L85	
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current $\overline{CS} = VIL$, Outputs Open $Vcc = Max., f = 0^{(2)}$	S	—	105	—	105	—	105	—	105		105	mA
		L	—	85		85	-	85		85		85	
ICC2	Dynamic Operating Current $\overline{CS} = V_{IL}$, Outputs Open Vcc = Max., f = fMAX ⁽²⁾	S	—	130	—	120		120	—	120		120	mA
		L	—	110	_	100	_	95		90		90	
Isb	Standby Power Supply Current (TTL Level)	S	—	55	—	50	_	50	_	50	_	50	mA
	$\overline{CS} \ge VIH$, VCC = Max., Outputs Open, f = fMAX ⁽²⁾	L	-	50	-	40	-	35	-	30/28		28	
ISB1	Full Standby Power	S	—	20	—	20	—	20	—	20		20	mA
	Level) $\overrightarrow{CS} \ge VHC$, VCC=Max., VIN \ge VHC or VIN \le VLC, f = 0 ⁽²⁾	L		1.5	_	1.5	_	1.5	_	1.5	—	1.5	

NOTES:

1. All values are maximum guaranteed values.

2986 tbl 08

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/tRc. f = 0 means no input lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VHC = VCC - 0.2V, VLC = 0.2V

					Тур. ⁽¹⁾ Vcc @		M Vo		
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention	_		2.0	—	-	—	—	V
ICCDR	Data Retention Current		MIL. COM'L.		10 10	15 15	600 150	900 225	μA
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{CS} \ge VHC$ $VIN \ge VHC o$	$\overline{\text{CS}} \ge \text{VHC}$ VIN \ge VHC or \le VLC		—	—	—	—	ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾	_	_	_	—	ns
I∟I ⁽³⁾	Input Leakage Current			_	_	_	2	2	μA

NOTES:

1. TA = +25°C.

2. tRC = Read Cycle Time.

3. This parameter is guaranteed, but not tested.

LOW VCC DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2986 tbl 10



Figure 1. AC Test Load



(for tHz, tLz, twz and tow)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7187S25 7187L25		7187S35/45 ⁽¹⁾ 7187L35/45 ⁽¹⁾		7187S55 ⁽¹⁾ 7187L55 ⁽¹⁾		7187S70 ⁽¹⁾ 7187L70 ⁽¹⁾		7187S85 ⁽¹⁾ 7187L85 ⁽¹⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle											
tRC	Read Cycle Time	25	_	35/45		55	_	70	_	85	-	ns
tAA	Address Access Time	_	25	_	35/45	_	55	_	70		85	ns
tACS	Chip Select Access Time		25	_	35/45	—	55	_	70		85	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5	_	5	—	ns
tLZ ⁽²⁾	Output Selection to Output in Low-Z	5	—	5	—	5	—	5	—	5	—	ns
tHZ ⁽²⁾	Chip Deselect to Output in High-Z	_	12	_	17/20	_	30	_	30		40	ns
tPU ⁽²⁾	Chip Select to Power-Up Time	0	—	0	_	0	_	0	—	0	—	ns
tPD ⁽²⁾	Chip Deselect to Power-Down Time	_	20	—	30/35	—	35		35	—	40	ns

NOTES:

-55°C to +125°C temperature range only.
 This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1^(1,2)



2986 drw 07

TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$



NOTES:

1. $\overline{\text{WE}}$ is HIGH for Read cycle.

2. $\overline{\text{CS}}$ is LOW for Read cycle.

3. Address valid prior to or coincident with \overline{CS} transition LOW.

4. Transition is measured ±200mV from steady state voltage with specified loading in Figure 2.

5. All Read cycle timings are referenced from the last valid address to the first transitioning address.

AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 10\%$, All Temperature Ranges)

		718 718	7187S25 7187L25		25 7187S35/45 ⁽¹⁾ .25 7187L35/45 ⁽¹⁾		⁾ 7187S55 ⁽¹⁾ ⁾ 7187L55 ⁽¹⁾		7187S70 ⁽¹⁾ 7187L70 ⁽¹⁾		7187S85 ⁽¹⁾ 7187L85 ⁽¹⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle											
twc	Write Cycle Time	25	_	35/45		55		70	_	85	_	ns
tcw	Chip Select to End-of-Write	20	_	25/40		50		55	_	65	_	ns
taw	Address Valid to End-of-Write	20		25/40		50		55	_	65	_	ns
tAS	Address Set-up Time	0	_	0		0		0	_	0	_	ns
tWP	Write Pulse Width	20	—	20/25		35		40	—	45	—	ns
twr	Write Recovery Time	0	_	0		0		0	_	0	_	ns
tDW	Data Valid to End-of-Write	15	_	15/25		25		30	—	35	_	ns
tDH	Data Hold Time	5		5		5		5	_	5	_	ns
twz ⁽²⁾	Write Enable to Output in High-Z	—	12		15/30		30	_	30		40	ns
tow ⁽²⁾	Output Active from End-of-Write	0		0	_	0	—	0	—	0	_	ns

NOTES:

1. $-55^{\circ}C$ to $+125^{\circ}C$ temperature range only.

2. This parameter guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1,2,3,4)



NOTES:

- 1. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW CS and a LOW WE.
- 3. twe is measured from the earlier of \overrightarrow{CS} or \overrightarrow{WE} going HIGH to the end of the write cycle.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 5. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1,2,4)



NOTES:

- 1. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW \overline{CS} and a LOW \overline{WE} .
- 3. twe is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high-impedance state.
- 5. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).

ORDERING INFORMATION



Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com