## **同**TPS70702供应商


## TPS70745, TPS70748, TPS70751, TPS70758, TPS70702 DUAL-OUTPUT LOW-DROPOUT VOLTAGE REGULATORS WITH POWER UP SEQUENCING FOR SPLIT VOLTAGE DSP SYSTEMS


- Dual Output Voltages for Split-Supply Applications
- Selectable Power Up Sequencing for DSP Applications
- Output Current Range of 250 mA on Regulator 1 and 125 mA on Regulator 2
- Fast Transient Response
- Voltage Options are 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and Dual Adjustable Outputs
- Open Drain Power-On Reset With 120-ms Delay

## description

TPS707xx family devices are designed to provide a complete power management solution for DSP, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes this family ideal for any DSP applications with power sequencing requirement. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit (power on reset), manual reset inputs, and enable function, provide a complete system solution.

- Open Drain Power Good for Regulator 1
- Ultra Low 190 μA (typ) Quiescent Current
- 1 µA Input Current During Standby
- Low Noise: 65 μV<sub>RMS</sub> Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD<sup>TM</sup> TSSOP Package
- Thermal Shutdown Protection







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

#### description (continued)

The TPS707xx family of voltage regulators offers very low dropout voltage and dual outputs with power up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10 uF low ESR capacitors.

These devices have fixed 3.3-V/2.5-V, 3.3-V/1.8-V, 3.3-V/1.5-V, 3.3-V/1.2-V, and adjustable/adjustable voltage options. Regulator 1 can support up to 250 mA and regulator 2 can support up to 125 mA. Separate voltage inputs allow the designer to configure the source power.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 83 mV on regulator 1) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the guiescent current is very low and independent of output loading (maximum of 230 μA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to  $\overline{\text{EN}}$  (enable) shuts down both regulators, reducing the input current to 1  $\mu$ A at T<sub>1</sub> = 25°C.

The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins respectively.

The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, VOUT2 will turn on first and VOUT1 will remain off until VOUT2 reaches approximately 83% of its regulated output voltage. At that time VOUT1 will be turned on. If VOUT2 is pulled below 83% (i.e. over load condition) VOUT1 will be turned off. Pulling the SEQ terminal low, reverses the power-up order and VOLIT1 will be turned on first. The SEQ pin is connected to an internal pullup current source.

For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off(disabled).

The PG1 pin reports the voltage conditions at VOUT1. Power good can be used to implement a SVS for the circuitry supplied by regulator 1.

The TPS707xx features a RESET (SVS, POR, or Power On Reset). RESET output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of  $V_{OUT2}$  and both manual reset pins (MR1 and MR2). When  $V_{OUT2}$  reaches 95% of its regulated voltage and MR1 and MR2 are in the logic high state, RESET will go to a high impedance state after 120 ms delay. RESET will go to logic low state when VOUT2 regulated output voltage is pulled below 95% (i.e. over load condition) of its regulated voltage. To monitor V<sub>OUT1</sub>, the PG1 output pin can be connected to MR1 or MR2.

The device has an undervoltage lockout UVLO circuit which prevents the internal regulators from turning on until VIN1 reaches 2.5V.


Tj	REGULATOR 1 V <sub>O</sub> (V)	REGULATOR 2 V <sub>O</sub> (V)	TSSOP (PWP)
	3.3 V	1.2 V	TPS70745PWP
	3.3 V	1.5 V	TPS70748PWP
-40°C to 125°C	3.3 V	1.8 V	TPS70751PWP
-40 C 10 125 C	3.3 V	2.5 V	TPS70758PWP
	Adjustable (1.22 V to 5.5 V)	Adjustable (1.22 V to 5.5 V)	TPS70702PWP

#### **AVAILABLE OPTIONS**

NOTE: The TPS70702 is programmable using external resistor dividers (see application information) The PWP package is available taped and reeled. Add an R suffix to the device type (e.g., TPS70702PWPR).




## detailed block diagram - fixed voltage version



NOTES: A. For most applications, V<sub>SENSE1</sub> and V<sub>SENSE2</sub> should be externally connected to V<sub>OUT</sub> as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the application information section. B. If the SEQ terminal is floating at the input, V<sub>OUT2</sub> will power up first.




## detailed block diagram – adjustable voltage version




- NOTES: A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the device. For other implementations, refer to FB terminals connection discussion in the application information section.
  - B. If the SEQ terminal is floating at the input,  $V_{OUT2}$  will power up first.




**RESET** timing diagram (with V<sub>IN1</sub> powered up and MR1 AND MR2 at logic high)





B. VIT –Trip voltage is typically 5% lower than the output voltage (95%V<sub>O</sub>) V<sub>IT</sub> - to V<sub>IT</sub> + is the hysteresis voltage.



NOTES: A. VPG1 is the minimum input voltage for a valid PG1. The symbol VPG1 is not currently listed within EIA or JEDEC standards for semiconductor symbology.

B. VIT –Trip voltage is typically 5% lower than the output voltage ( $95\%V_O$ )  $V_{IT-}$  to  $V_{IT+}$  is the hysteresis voltage.



## **Terminal Functions**

TERMIN	TERMINAL		DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
EN	6	I	Active low enable	
GND	8		Ground	
MR1	4	Т	Manual reset input 1, active low, pulled up internally	
MR2	5	I	Manual reset input 2, active low, pulled up internally	
NC	1, 11, 20		No connection	
PG1	16	0	Open drain output, low when $V_{OUT1}$ voltage is less than 95% of the nominal regulated voltage	
RESET	15	0	Open drain output, SVS (power on reset) signal, active low	
SEQ	7	I	Power up sequence control: SEQ=High, V <sub>OUT2</sub> powers up first; SEQ=Low, V <sub>OUT1</sub> powers up first, SEQ terminal pulled up internally.	
VIN1	2, 3	Т	Input voltage of regulator 1	
V <sub>IN2</sub>	9, 10	Ι	Input voltage of regulator 2	
VOUT1	18, 19	0	Output voltage of regulator 1	
VOUT2	12, 13	0	Dutput voltage of regulator 2	
VSENSE2/FB2	14	I	Regulator 2 output voltage sense/ regulator 2 feedback for adjustable	
VSENSE1/FB1	17	I	Regulator 1 output voltage sense/ regulator 1 feedback for adjustable	

## absolute maximum ratings over operating junction temperature (unless otherwise noted)<sup>†</sup>

Input voltage range <sup>‡</sup> : V <sub>IN1</sub> V <sub>IN2</sub>	–0.3 V to 7 V
Voltage range at EN	–0.3 V to 7 V
Output voltage range (V <sub>OUT1</sub> , V <sub>SENSE1</sub> )	5.5 V
Output voltage range (V <sub>OUT2</sub> , V <sub>SENSE2</sub> )	5.5 V
Maximum RESET, PG1 voltage	
Maximum MR1, MR2, and SEQ voltage	
Peak output current	Internally limited
Continuous total power dissipation	See Dissipation Rating Tables
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
ESD rating, HBM	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ All voltages are tied to network ground.

## **DISSIPATION RATING TABLE**

PACKAGE	AIR FLOW (CFM)	$T_A \le 25^\circ C$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
PWP§	0	3.067 W	30.67 mW/°C	1.687 W	1.227 W
PVP3	250	4.115 W	41.15 mW/°C	2.265 W	1.646 W

§ This parameter is measured with the recommended copper heat sink pattern on a 4-layer PCB, 1 oz. copper on 4-in × 4-in ground layer. For more information, refer to TI technical brief SLMA002.



## recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI <sup>†</sup>	2.7	6	V
Output current, IO (regulator 1)	0	250	mA
Output current, IO (regulator 2)	0	125	mA
Output voltage range (for adjustable option)	1.22	5.5	V
Operating virtual junction temperature, TJ	-40	125	°C

+ To calculate the minimum input voltage for maximum output current, use the following equation: VI(min) = VO(max) + VDO(max load).

## electrical characteristics over recommended operating junction temperature ( $T_J = -40^{\circ}C$ to 125°C) $V_{IN1}$ or $V_{IN2} = V_{O(nom)} + 1 V$ , $I_O = 1 mA$ , $\overline{EN} = 0$ , $C_O = 33 \mu F$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		Reference voltage	2.7 V < V <sub>I</sub> < 6 V, FB connected to V <sub>O</sub> $T_J = 25^{\circ}C$		1.22			
		voltage	2.7 V < VI < 6 V, FB connected to VO	1.196		1.244		
		1.2 V Output	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		1.2			
			2.7 V < V <sub>I</sub> < 6 V	1.176		1.224		
		1.5 V Output	$2.7 \text{ V} < \text{V}_{\text{I}} < 6 \text{ V}, \qquad \text{T}_{\text{J}} = 25^{\circ}\text{C}$		1.5		V	
۷o	Output voltage (see Notes 1 and 3)		2.7 V < VI < 6 V	1.47		1.53		
•	(see Notes 1 and 3)	1.8 V Output	$2.8 V < V_I < 6 V,$ $T_J = 25^{\circ}C$		1.8			
			2.8 V < V <sub>I</sub> < 6 V	1.764		1.836		
		2.5 V Output	$3.5 V < V_I < 6 V,$ $T_J = 25^{\circ}C$		2.5			
		2.5 V Output	3.5 V < V <sub>I</sub> < 6 V	2.45		2.55		
		3.3 V Output	$4.3 V < V_{I} < 6 V,$ $T_{J} = 25^{\circ}C$		3.3		v	
	3.5 V Output	4.3 V < V <sub>I</sub> < 6 V	3.234		3.366	Ň		
Quiescent current (GND current) for regulator 1 and		See Note 3, $T_J = 25^{\circ}C$		190		μA		
regula	ator 2, $\overline{EN} = 0$ V, (see Note 1)		See Note 3			230	)	
	It voltage line regulation ( $\Delta V_O/V_O$ )	for	$V_{O}$ + 1 V < $V_{I} \le 6$ V, $T_{J}$ = 25°C, See Note 1		0.01%		v	
regula	ator 1 and regulator 2 (see Note 2)		$V_{O}$ + 1 V < $V_{I} \le 6$ V, See Note 1			0.1%	v	
Load	regulation for VOUT1 and VOUT2		$T_J = 25^{\circ}C$ , See Note 3		1		mV	
Vn	Output noise voltage	Regulator 1	BW = 300 Hz to 50 kHz, $C_{O}$ = 33 µF, $T_{J}$ = 25°C	_	65		μVrms	
۷n	Output hoise voitage	Regulator 2	$10^{-10}$ = 300 Hz to 30 kHz, $00^{-35}$ µI, $10^{-23}$ C		65		μνιπο	
Outou	it current limit	Regulator 1	$V_{O} = 0 V$		1.6	1.9	А	
Outpu		Regulator 2	$\nabla = 0$		0.750	1	7 ^	
Therm	nal shutdown junction temperature				150		°C	
	Other allow assessed	Regulator 1 and	$\overline{EN} = V_I$ , $T_J = 25^{\circ}C$			2		
Il(standby) Standby current Regulator 2			EN = VI			6	6 μA	
PSRR	Power supply ripple rejection	on	$f = 1 \text{ kHz}, C_{O} = 33 \mu\text{F}, T_{J} = 25^{\circ}\text{C}, \text{ See Note 1}$		60		dB	

NOTES: 1. Minimum input operating voltage is  $2.7 \text{ V or V}_{O(typ)} + 1 \text{ V}$ , whichever is greater. Maximum input voltage = 6 V, minimum output current voltage = 6 V. 1 mA.

2. If  $V_O < 1.8$  V then  $V_{imax} = 6$  V,  $V_{imin} = 2.7$  V:

Line Regulation (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - 2.7 V)}{100} \times 1000$$

If  $V_O > 2.5$  V then  $V_{imax} = 6$  V,  $V_{Imin} = V_0 + 1$  V:

Line Regulation (mV) = (%/V) ×  $\frac{V_O(V_{imax} - (V_O + 1))}{100}$  × 1000

3. IO = 1 mA to 250 mA for Regulator 1 and 1 mA to 125 mA for Regulator 2.



electrical characteristics over recommended operating junction temperature (T <sub>J</sub> =	= −40°C to 125°C)
$V_{IN1}$ or $V_{IN2} = V_{O(nom)} + 1 V$ , $I_O = 1 mA$ , $\overline{EN} = 0$ , $C_O = 33 \mu F$ (unless otherwise not	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Minimum input voltage for valid RESET	$I_{(RESET)} = 300 \ \mu A, V_{(RESET)} \le 0.8 \ V$		1.0	1.3	V
	Trip threshold voltage	V <sub>O</sub> decreasing	92%	95%	98%	VO
	Hysteresis voltage	Measured at V <sub>O</sub>		0.5%		VO
RESET	<sup>t</sup> (RESET)	RESET pulse duration	80	120	160	ms
	tr(RESET)	Rising edge deglitch		30		μs
	Output low voltage	V <sub>I</sub> = 3.5 V, I <sub>(RESET)</sub> = 1 mA		0.15	0.4	V
	Leakage current	V <sub>(RESET)</sub> = 6 V			1	μA
	Minimum input voltage for valid PG1	$I_{O(PG1)} = 300 \ \mu A, \qquad V_{(PG1)} \le 0.8 \ V$		1.0	1.3	V
	Trip threshold voltage	V <sub>O</sub> decreasing	92%	95%	98%	Vo
501	Hysteresis voltage	Measured at VO		0.5%		Vo
PG1	<sup>†</sup> f(PG1)	Falling edge deglitch		30		μs
	Output low voltage	VI = 2.7 V, I(PG1) = 1 mA		0.15	0.4	V
	Leakage current	V(PG1) = 6 V			1	μΑ
	High level EN input voltage		2			V
EN	Low level EN input voltage				0.7	V
	Input current (EN)		-1		1	μΑ
	High level SEQ input voltage		2			V
SEQ	Low level SEQ input voltage				0.7	V
	SEQ pull up current source			6		μΑ
	High level input voltage		2			V
MR1/MR2	Low level input voltage				0.7	V
	Pull up current source			6		μΑ
	V <sub>OUT2</sub> UV comparator – positive-going input threshold voltage of V <sub>OUT1</sub> UV comparator		80% V <sub>O</sub>	83% VO	86% VO	V
	VOUT2 UV comparator – hysteresis			0.5%V <sub>O</sub>		mV
VOUT2	V <sub>OUT2</sub> UV comparator – falling edge deglitch	VSENSE_2 decreasing below threshold		140		μs
	Peak output current	2 ms pulse width		375		mA
	Discharge transistor current	V <sub>OUT2</sub> = 1.5 V		7.5		mA
	V <sub>OUT1</sub> UV comparator – positive-going input threshold voltage of V <sub>OUT1</sub> UV comparator		80% V <sub>O</sub>	83% V <sub>O</sub>	86% V <sub>O</sub>	V
	VOUT1 UV comparator – hysteresis			0.5%V <sub>O</sub>		mV
	V <sub>OUT1</sub> UV comparator – falling edge deglitch	VSENSE_1 decreasing below threshold		140		μs
VOUT1	Dropout voltage (see Note 4)	$I_{O} = 250 \text{ mA},$ $V_{IN1} = 3.2 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$		83		mV
		I <sub>O</sub> = 250 mA, V <sub>IN1</sub> = 3.2 V	1		140	
	Peak output current	2 ms pulse width		750		mA
	Discharge transistor current	V <sub>OUT1</sub> = 1.5 V	1	7.5		mA
VOUT1 UVLO	UVLO threshold		2.4		2.65	V
FB	Input current – TPS70702	FB = 1.8 V	1	1		μA


NOTE 4: Input voltage(VIN1 or VIN2) = VO(Typ) - 100 mV. For the 1.5 V, 1.8 V and 2.5 V regulators, the dropout voltage is limited by input voltage range. The 3.3 V regulator input voltage is to 3.2 V to perform this test.




## Table of Graphs

			FIGURE
	Outrast solta an	vs Output current	1 – 3
Vo	Output voltage	vs Junction temperature	4 – 7
	Ground current	vs Junction temperature	8
PSRR	Power supply rejection ratio	vs Frequency	9 – 12
	Output spectral noise density	vs Frequency	13 – 16
Zo	Output impedance	vs Frequency	17 – 20
	Deserved and the new	vs Junction temperature	21, 22
	Dropout voltage	vs Input voltage	23, 24
	Load transient response		25, 26
	Line transient response		27, 28
	Output voltage	vs Time (start-up)	29, 30
Stability	Equivalent series resistance (ESR)	vs Output current	32 – 35

## **TYPICAL CHARACTERISTICS**











## **TYPICAL CHARACTERISTICS**








## **TYPICAL CHARACTERISTICS**







POWER SUPPLY REJECTION RATIO








Figure 11

FREQUENCY






## **TYPICAL CHARACTERISTICS**






## TYPICAL CHARACTERISTICS






SLVS291 - MAY 2000







## **TYPICAL CHARACTERISTICS**





## **TYPICAL CHARACTERISTICS**





Figure 31. Test Circuit for Typical Regions of Stability

<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



## **TYPICAL CHARACTERISTICS**



<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



### detailed description

The TPS707xx low dropout regulator family provides dual regulated output voltages for DSP applications that require a high-performance power management solution. These devices provide fast transient response and high accuracy with small output capacitors, while drawing low quiescent current. Programmable sequencing provides a power solution for DSPs without any external component requirements. This reduces the component cost and board space while increasing total system reliability. TPS707xx family has an enable feature which puts the device in sleep mode reducing the input currents to less than  $3 \mu A$ . Other features are integrated SVS (power on reset, RESET) and power good (PG1) that monitor output voltages and provide logic output to the system. These differentiated features provide a complete DSP power solution.

The TPS707xx, unlike many other LDOs, feature very low quiescent current which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS707xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and stable over the full load range.

#### pin functions

#### enable

The  $\overline{EN}$  terminal is an input which enables or shuts down the device. If  $\overline{EN}$  is at a voltage high signal the device will be in shutdown mode. When the  $\overline{EN}$  goes to voltage low, then the device will be enabled.

#### sequence

The SEQ terminal is an input that programs which output voltage ( $V_{OUT1}$  or  $V_{OUT2}$ ) will be turned on first. When the device is enabled and the SEQ terminal is pulled high or left open,  $V_{OUT2}$  will turn on first and  $V_{OUT1}$  will remain off until  $V_{OUT2}$  reaches approximately 83% of its regulated output voltage. At that time the  $V_{OUT1}$  will be turned on. If  $V_{OUT2}$  is pulled below 83% (i.e., over load condition)  $V_{OUT1}$  will be turned off. This terminal has a 6-µA pullup current to  $V_{IN1}$ .

Pulling the SEQ terminal low reverses the power-up order and V<sub>OUT1</sub> will be turned on first. For detail timing diagrams refer to Figures 36 and 42.

#### power-good

The PG1 terminal is an open drain, active high output terminal which indicates the status of the  $V_{OUT1}$  regulator. When the  $V_{OUT1}$  reaches 95% of its regulated voltage, PG1 goes into a high impedance state. PG1 goes into a low impedance state when  $V_{OUT1}$  is pulled below 95% (i.e. over-load condition) of its regulated voltage. The open drain output of the PG1 terminal requires a pullup resistor.

#### manual reset pins (MR1 and MR2)

 $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  are active low input terminals used to trigger a reset condition. When either  $\overline{\text{MR1}}$  or  $\overline{\text{MR2}}$  is pulled to logic low, a POR (RESET) will occur. These terminals have a 6-µA pullup current to V<sub>IN1</sub>.

## sense (V<sub>SENSE1</sub>, V<sub>SENSE2</sub>)

The sense terminals of fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, sense connects to high-impedance wide-bandwidth amplifiers through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the sense connection in such a way to minimize/avoid noise pickup. Adding RC networks between the V<sub>SENSE</sub> terminals and V<sub>OUT</sub> terminals to filter noise is not recommended because it can cause the regulators to oscillate.

#### FB1 and FB2

FB1 and FB2 are input terminals used for adjustable-output devices and must be connected to the external feedback resistor divider. FB1 and FB2 connections should be as short as possible. It is essential to route them in such a way as to minimize/avoid noise pickup. Adding RC networks between the FB terminals and V<sub>OUT</sub> terminals to filter noise is not recommended because it can cause the regulators to oscillate.



## detailed description (continued)

## **RESET** indicator

The TPS707xx features a RESET (SVS, POR, or power on reset). RESET can be used to drive power-on reset circuitry or a low-battery indicator. RESET is an active low, open drain output which indicates the status of the V<sub>OUT2</sub> regulator and both manual reset pins (MR1 and MR2). When V<sub>OUT2</sub> exceeds 95% of its regulated voltage, and MR1 and MR2 are in the high impedance state, RESET will go to a high-impedance state after 120-ms delay. RESET will go to a low impedance state when VOUT2 is pulled below 95% (i.e. over load condition) of its regulated voltage. To monitor VOUT1, PG1 output pin can be connected to MR1 or MR2. The open drain output of the RESET terminal requires a pullup resistor. If RESET is not used, it can be left floating.

## VIN1 and VIN2

 $V_{IN1}$  and  $V_{IN2}$  are input to the regulators. Internal bias voltages are powered by  $V_{IN1}$ .

## V<sub>OUT1</sub> and V<sub>OUT2</sub>

V<sub>OUT1</sub> and V<sub>OUT2</sub> are output terminals.



## **APPLICATION INFORMATION**

### sequencing timing diagrams


The following figures provide a timing diagram of how this device functions in different configurations.


#### application conditions not shown in block diagram:


 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic low; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

#### explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic low, when EN is taken to logic low,  $V_{OUT1}$  turns on.  $V_{OUT2}$  turns on after  $V_{OUT1}$ reaches 83% of its regulated output voltage. When  $V_{OUT1}$  reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both  $V_{OUT1}$  and  $V_{OUT2}$  reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When EN is returned to logic high, both devices power down and both PG1 (tied to MR2) and RESET return to logic low.











## **APPLICATION INFORMATION**


## sequencing timing diagrams (continued)


## application conditions not shown in block diagram:VI

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

#### explanation of timing diagrams:

 $\overline{\text{EN}}$  is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when  $\overline{\text{EN}}$  is taken to logic low, V<sub>OUT2</sub> turns on. V<sub>OUT1</sub> turns on after V<sub>OUT2</sub> reaches 83% of its regulated output voltage. When V<sub>OUT1</sub> reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\text{MR2}}$ ) goes to logic high. When both V<sub>OUT1</sub> and V<sub>OUT2</sub> reach 95% of their respective regulated output voltages and both  $\overline{\text{MR1}}$  and  $\overline{\text{MR2}}$  (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When  $\overline{\text{EN}}$  is returned to logic high, both devices turn off and both PG1 (tied to  $\overline{\text{MR2}}$ ) and  $\overline{\text{RESET}}$  return to logic low.





NOTE A: t1 – Time at which both V<sub>OUT1</sub> and V<sub>OUT2</sub> are greater than the PG thresholds and MR1 is logic high.

Figure 37. Timing When SEQ = High



SLVS291 - MAY 2000

## **APPLICATION INFORMATION**


#### sequencing timing diagrams (continued)

## application conditions not shown in block diagram: VI


 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the VUVLO; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is initially at logic high but is eventually toggled.

#### explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when  $\overline{EN}$  is taken low,  $V_{OUT2}$ turnson.  $V_{OUT1}$  turnson after  $V_{OUT2}$  reaches 83% of its regulated output voltage. When VOUT1 reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{MR2}$ ) goes to logic high. When both V<sub>OUT1</sub> and VOUT2 reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When  $\overline{MR1}$  is taken low, RESET returns to logic low but the



outputs remain in regulation. When MR1 is returned to logic high, since both VOUT1 and VOUT2 remain above 95% of their respective regulated output voltages and MR2 (tied to PG1) remains at logic high, RESET is pulled to logic high after a 120 ms delay.



NOTE A: t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 38. Timing When MR1 is Toggled



## **APPLICATION INFORMATION**


## sequencing timing diagrams (continued)


## application conditions not shown in block diagram:

 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO};\ SEQ$  is tied to logic high; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

#### explanation of timing diagrams:

 $\overline{\rm EN}$  is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when  $\overline{\rm EN}$  is taken low, V<sub>OUT2</sub> turns on. V<sub>OUT1</sub> turns on after V<sub>OUT2</sub> reaches 83% of its regulated output voltage. When V<sub>OUT1</sub> reaches 95% of its regulated output voltage, PG1 (tied to  $\overline{\rm MR2}$ ) goes to logic high. When both V<sub>OUT1</sub> and V<sub>OUT2</sub> reach 95% of their respective regulated output voltages and both  $\overline{\rm MR1}$  and  $\overline{\rm MR2}$  (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When a fault on V<sub>OUT1</sub> causes it to fall below 95% of its regulated output voltage, PG1 (tied to  $\overline{\rm MR2}$ ) goes to logic low, causing RESET to return to logic low. V<sub>OUT2</sub> remains on because SEQ is high.





NOTE A: t1 – Time at which both V<sub>OUT1</sub> and V<sub>OUT2</sub> are greater than the PG thresholds and MR1 is logic high.

Figure 39. Timing When V<sub>OUT1</sub> Faults Out



## **APPLICATION INFORMATION**


### sequencing timing diagrams (continued)

### application conditions not shown in block diagram: vI


 $V_{IN1}$  and  $V_{IN2}$  are tied to the same fixed input voltage greater than the  $V_{UVLO}$ ; SEQ is tied to logic high; PG1 is tied to MR2; MR1 is left unconnected and is therefore at logic high.

#### explanation of timing diagrams:

EN is initially high; therefore, both regulators are off and PG1 and RESET are at logic low. With SEQ at logic high, when EN is taken low,  $V_{OUT2}$  turns on  $V_{OUT1}$  turns on after  $V_{OUT2}$  reaches 83% of its regulated output voltage. When  $V_{OUT1}$  reaches 95% of its regulated output voltage, PG1 (tied to MR2) goes to logic high. When both  $V_{OUT1}$  and  $V_{OUT2}$  reach 95% of their respective regulated output voltages and both MR1 and MR2 (tied to PG1) are at logic high, RESET is pulled to logic high after a 120 ms delay. When a fault on  $V_{OUT2}$  causes it to fall below 95% of its regulated



output voltage, RESET returns to logic low and V<sub>OUT1</sub> begins to power down because SEQ is high. When V<sub>OUT1</sub> falls below 95% of its regulated output voltage, PG1 (tied to MR2) returns to logic low.



NOTE A: t1 – Time at which both  $V_{OUT1}$  and  $V_{OUT2}$  are greater than the PG thresholds and  $\overline{MR1}$  is logic high.

Figure 40. Timing When V<sub>OUT2</sub> Faults Out



## **APPLICATION INFORMATION**

## split voltage DSP application

Figure 41 shows a typical application where the TPS70751 is powering up a DSP. In this application by grounding the SEQ pin,  $V_{OUT1}(I/O)$  will be powered up first, and then  $V_{OUT2}(core)$ .




Figure 41. Application Timing Diagram (SEQ = Low)



## **APPLICATION INFORMATION**

## split voltage DSP application (continued)

Figure 42 shows a typical application where the TPS70751 is powering up a DSP. In this application by pulling up the SEQ pin,  $V_{OUT2}$ (Core) will be powered up first, and then  $V_{OUT1}$ (I/O).




Figure 42. Application Timing Diagram (SEQ = High)



## APPLICATION INFORMATION

#### input capacitor

For a typical application, an input bypass capacitor (0.1  $\mu$ F – 1  $\mu$ F) is recommended. This capacitor will filter any high frequency noise generated in the line. For fast transient condition where droop at the input of the LDO may occur due to high inrush current, it is recommended to place a larger capacitor at the input as well. The size of this capacitor is dependant on the output current and response time of the main power supply, as well as the distance to the V<sub>I</sub> pins of the LDO.

### output capacitor

As with most LDO regulators, the TPS707xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance values are 10 µF ceramic capacitors with an ESR (equivalent series resistance) between 50 m  $\Omega$  and 2.5  $\Omega$  or 6.8  $\mu$ F tantalum capacitors with ESR between 250 m $\Omega$  and 4  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors with capacitance values greater than 10 µF are all suitable, provided they meet the requirements described above. Larger capacitors provide a wider range of stability and better load transient response. Below is a partial listing of surface-mount capacitors usable with the TPS707xx. for fast transient response application.

This information, along with the ESR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

VALUE	MFR.	MAX ESR <sup>†</sup>	PART NO.
22 μF	Kemet	$345 \text{ m}\Omega$	7495C226K0010AS
33 µF	Sanyo	100 mΩ	10TPA33M
47 μF	Sanyo	100 m $\Omega$	6TPA47M
68 µF	Sanyo	$45\ m\Omega$	10TPC68M

## ESR and transient response

LDOs typically require an external output capacitor for stability. In fast transient response applications, capacitors are used to support the load current while LDO amplifier is responding. In most applications, one capacitor is used to support both functions.

Besides its capacitance, every capacitor also contains parasitic impedances. These parasitic impedances are resistive as well as inductive. The resistive impedance is called equivalent series resistance (ESR), and the inductive impedance is called equivalent series inductance (ESL). The equivalent schematic diagram of any capacitor can therefore be drawn as shown in Figure 43.



Figure 43. – ESR and ESL

In most cases one can neglect the effect of inductive impedance ESL. Therefore, the following application focuses mainly on the parasitic resistance ESR.



## **APPLICATION INFORMATION**

Figure 44 shows the output capacitor and its parasitic impedances in a typical LDO output stage.




Figure 44. LDO Output Stage With Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ( $V(C_O) = V_O$ ). This means no current is flowing into the  $C_O$  branch. If  $I_O$  suddenly increases (transient condition), the following occurs:

The LDO is not able to supply the sudden current need due to its response time ( $t_1$  in Figure 45). Therefore, capacitor C<sub>O</sub> provides the current for the new load condition (dashed arrow). C<sub>O</sub> now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop will occur at R<sub>ESR</sub>. This voltage is shown as V<sub>ESR</sub> in Figure 44.

When  $C_O$  is conducting current to the load, initial voltage at the load will be  $V_O = V(C_O) - V_{ESR}$ . Due to the discharge of  $C_O$ , the output voltage  $V_O$  will drop continuously until the response time  $t_1$  of the LDO is reached and the LDO will resume supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as  $t_2$  in Figure 45.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs where number 1 displays the lowest and number 3 displays the highest ESR.

From above, the following conclusions can be drawn:

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.



## **APPLICATION INFORMATION**

#### conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.




Figure 45. – Correlation of Different ESRs and Their Influence to the Regulation of V<sub>O</sub> at a Load Step From Low-to-High Output Current



## **APPLICATION INFORMATION**

## programming the TPS70702 adjustable LDO regulator


The output voltage of the TPS70702 adjustable regulators is programmed using external resistor dividers as shown in Figure 46.

Resistors R1 and R2 should be chosen for approximately 7  $\mu$ A divider current. Lower value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at the sense terminal increase the output voltage error. The recommended design procedure is to choose R2 = 169 k $\Omega$  to set the divider current at approximately 7  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$$

Where:

V<sub>ref</sub> = 1.224 V typ (the internal reference voltage)



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	174	169	kΩ
3.3 V	287	169	kΩ
3.6 V	324	169	kΩ

Figure 46. TPS70702 Adjustable LDO Regulator Programming

#### regulator protection

Both TPS707xx PMOS-pass transistors have built-in back diodes that conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS707xx also features internal current limiting and thermal protection. During normal operation, the TPS707xx regulator 1 limits output current to approximately 1.6 A (typ) and regulator 2 limits output current to approximately 750 mA (typ). When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.



## power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or equal to P<sub>D(max)</sub>.

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where:

T<sub>1</sub>max is the maximum allowable junction temperature.

R<sub>0JA</sub> is the thermal resistance junction-to-ambient for the package, i.e., 32.6°C/W for the 20-terminal PWP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.




**MECHANICAL DATA** 

# PWP (R-PDSO-G\*\*)

### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com