
SLVS208I - MAY 1999 - REVISED JANUARY 2004

- 1 A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage Down to 230 mV at 1 A (TPS76750)
- Ultralow 85 μA Typical Quiescent Current
- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open Drain Power-On Reset With 200-ms Delay (See TPS768xx for PG Option)
- 8-Pin SOIC and 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection

### description


This device is designed to have a fast transient response and be stable with 10  $\mu F$  low ESR capacitors. This combination provides high performance at a reasonable cost.

### TPS76733 DROPOUT VOLTAGE vs




### **PWP PACKAGE** (TOP VIEW) 20 GND/HSINK GND/HSINK [ **GND/HSINK** [ 19 T GND/HSINK GND [ 18 NC NC 17 NC ΕN 16 RESET 5 15 | FB/NC IN 6 TUO [ IN 14 13 OUT NC [ GND/HSINK [ 9 12 GND/HSINK **GND/HSINK** GND/HSINK ∏

NC - No internal connection



### TPS76733 LOAD TRANSIENT RESPONSE



 $\triangle$ 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SLVS208I - MAY 1999 - REVISED JANUARY 2004

### description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76750) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85  $\mu$ A over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to 1  $\mu$ A at  $T_J = 25^{\circ}\text{C}$ .


The RESET output of the TPS767xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

The TPS767xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767xx family is available in 8-pin SOIC and 20-pin PWP packages.

### **AVAILABLE OPTIONS**

TJ	OUTPUT VOLTAGE (V)	PACKAGED DEVICES		
	TYP	TSSOP (PWP)	SOIC (D)	
	5.0	TPS76750Q	TPS76750Q	
	3.3	TPS76733Q	TPS76733Q	
	3.0	TPS76730Q	TPS76730Q	
	2.8	TPS76728Q	TPS76728Q	
-40°C to 125°C	2.7	TPS76727Q	TPS76727Q	
-40 O to 125 O	2.5	TPS76725Q	TPS76725Q	
	1.8	TPS76718Q	TPS76718Q	
	1.5	TPS76715Q	TPS76715Q	
	Adjustable 1.5 V to 5.5 V	TPS76701Q	TPS76701Q	


The TPS76701 is programmable using an external resistor divider (see application information). The D and PWP packages are available taped and reeled. Add an R suffix to the device type (e.g., TPS76701QDR).



(1) See application information section for capacitor selection details.


Figure 1. Typical Application Configuration (For Fixed Output Options)

### functional block diagram—adjustable version



External to the device

### functional block diagram—fixed-voltage version





SLVS208I - MAY 1999 - REVISED JANUARY 2004

### **Terminal Functions**


### **SOIC Package**

TERMIN	TERMINAL		DECORIDE				
NAME	NO.	I/O	DESCRIPTION				
EN	2	I	Enable input				
FB/NC	7	I	Feedback input voltage for adjustable device (no connect for fixed options)				
GND	1		Regulator ground				
IN	3, 4	I	Input voltage				
OUT	5, 6	0	Regulated output voltage				
RESET	8	0	RESET output				

### **PWP Package**

TER	TERMINAL		TERMINAL		DECORPTION		
NAME	NO.	I/O	DESCRIPTION				
EN	5	I	Enable input				
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)				
GND	3		Regulator ground				
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink				
IN	6, 7	I	Input voltage				
NC	4, 8, 17, 18		No connect				
OUT	13, 14	0	Regulated output voltage				
RESET	16	0	RESET output				

### timing diagram



<sup>(1)</sup> V<sub>res</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.

<sup>(2)</sup>  $V_{IT}$  –Trip voltage is typically 5% lower than the output voltage (95% $V_O$ )  $V_{IT}$  to  $V_{IT}$  is the hysteresis voltage.



SLVS208I - MAY 1999 - REVISED JANUARY 2004

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)(1)

Input voltage range <sup>(2)</sup> , V <sub>I</sub>	–0.3 V to 13.5 V
Voltage range at EN	
Maximum RESET voltage	16.5 V
Peak output current	Internally limited
Output voltage, V <sub>O</sub> (OUT, FB)	
Continuous total power dissipation	See dissipation rating tables
Operating junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>sta</sub>	
ESD rating, HBM	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURES**

PACKAGE	PACKAGE AIR FLOW TA < 25 (CFM) POWER RA		DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	
D	0	568 mW	5.68 mW/°C	312 mW	227 mW	
	250	904 mW	9.04 mW/°C	497 mW	361 mW	

### **DISSIPATION RATING TABLE 2 - FREE-AIR TEMPERATURES**

PACKAGE AIR FLOW (CFM)		T <sub>A</sub> < 25°C POWER RATING			T <sub>A</sub> = 85°C POWER RATING
PWP§	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
PANAS	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W
PWP¶	0	3 W	23.8 mW/°C	1.9 W	1.5 W
PWP	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W

<sup>(1)</sup> This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5 in × 5 in PCB, 1 oz. copper, 2 in × 2 in coverage (4 in<sup>2</sup>).

### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> (1)	2.7	10	V
Output voltage range, VO	1.2	5.5	V
Output current, IO (2)	0	1.0	Α
Operating junction temperature, T <sub>J</sub> (2)	-40	125	°C

<sup>(1)</sup> Maximum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.7V, whichever is greater.

<sup>(2)</sup> All voltage values are with respect to network terminal ground.

<sup>(2)</sup> This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5 in × 2 in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>). For more information, refer to TI technical brief SLMA002.

<sup>(2)</sup> Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



SLVS208I - MAY 1999 - REVISED JANUARY 2004

electrical characteristics ove<u>r re</u>commended operating free-air temperature range,  $V_I = V_{O(tv_D)} + 1 \text{ V}$ ,  $I_O = 1 \text{ mA}$ ,  $\overline{EN} = 0 \text{ V}$ ,  $C_O = 10 \text{ }\mu\text{F}$  (unless otherwise noted)

V = VO(typ) + V, V = V  PARAMETER			ONDITIONS	MIN	TYP	MAX	UNIT
	TD070704	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T <sub>J</sub> = 25°C		٧o		
	TPS76701	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.98V <sub>O</sub>		1.02V <sub>O</sub>	
		T <sub>J</sub> = 25°C,	2.7 V < V <sub>IN</sub> < 10 V		1.5		
	TPS76715	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	2.7 V < V <sub>IN</sub> < 10 V	1.470		1.530	
		T <sub>J</sub> = 25°C,	2.8 V < V <sub>IN</sub> < 10 V		1.8		
	TPS76718	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	2.8 V < V <sub>IN</sub> < 10 V	1.764		1.836	
		T <sub>J</sub> = 25°C,	3.5 V < V <sub>IN</sub> < 10 V		2.5		
	TPS76725	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	3.5 V < V <sub>IN</sub> < 10 V	2.450		2.550	
		T <sub>J</sub> = 25°C,	3.7 V < V <sub>IN</sub> < 10 V		2.7		
Output voltage (10 μA to 1 A load)	TPS76727	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	3.7 V < V <sub>IN</sub> < 10 V	2.646		2.754	V
		T <sub>J</sub> = 25°C,	3.8 V < V <sub>IN</sub> < 10 V		2.8		
	TPS76728	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	3.8 V < V <sub>IN</sub> < 10 V	2.744		2.856	
	TD070700	T <sub>J</sub> = 25°C,	4.0 V < V <sub>IN</sub> < 10 V		3.0		
	TPS76730	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	4.0 V < V <sub>IN</sub> < 10 V	2.940		3.060	
	TPS76733	T <sub>J</sub> = 25°C,	4.3 V < V <sub>IN</sub> < 10 V		3.3		
		$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	4.3 V < V <sub>IN</sub> < 10 V	3.234		3.366	
	TPS76750	T <sub>J</sub> = 25°C,	6.0 V < V <sub>IN</sub> < 10 V		5.0		
		$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$	6.0 V < V <sub>IN</sub> < 10 V	4.900		5.100	
Quiescent current (GND current)		10 μA < I <sub>O</sub> < 1 A,	T <sub>J</sub> = 25°C		85		
EN = 0V		I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			125	μΑ
Output voltage line regulation (ΔV <sub>O</sub> /\	<b>′</b> O)	$V_{O} + 1 V < V_{I} \le 10 V$	T <sub>J</sub> = 25°C		0.01		%/V
Load regulation					3		mV
Output noise voltage (TPS76718)		BW = 200 Hz to 100 k $C_0 = 10 \mu F$ ,	Hz, I <sub>C</sub> = 1 A, T <sub>J</sub> = 25°C		55		μVrms
Output current limit		V <sub>O</sub> = 0 V	.5 200	1.2	1.7	2	Α
Thermal shutdown junction temperate	ıre	10-01			150		°C
Standby current		EN = V <sub>I</sub> ,	T <sub>J</sub> = 25°C, 2.7 V < V <sub>I</sub> < 10 V		1		μА
		EN = V <sub>I</sub> ,	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ 2.7 V < V <sub>I</sub> < 10 V			10	μА
FB input current	TPS76701	FB = 1.5 V	·		2		nA
High level enable input voltage				1.7			V
Low level enable input voltage						0.9	V
Power supply ripple rejection		f = 1 KHz, T <sub>J</sub> = 25°C	$C_0 = 10 \mu F$ ,		60		dB



SLVS208I - MAY 1999 - REVISED JANUARY 2004

electrical characteristics ove<u>r recommended operating free-air temperature range</u>,  $V_I = V_{O(tvp)} + 1 \text{ V}$ ,  $I_O = 1 \text{ mA}$ , EN = 0 V,  $C_O = 10 \mu\text{F}$  (unless otherwise noted) (continued)

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
	Minimum input voltage for valid RESE	IO(RESET) = 300		1.1		V			
Reset	Trip threshold voltage	V <sub>O</sub> decreasing		92		98	%Vo		
	Hysteresis voltage		Measured at VO			0.5		%Vo	
	Output low voltage	V <sub>I</sub> = 2.7 V,	IO(RESET) = 1 mA		0.15	0.4	V		
	Leakage current		V(RESET) = 5 V				1	μΑ	
	RESET time-out delay					200		ms	
La secoto se			<u>EN</u> = 0 V		-1	0	1	μΑ	
input c	urrent (EN)		EN = V <sub>I</sub>	-1		1			
		TD070700	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		500			
		TPS76728	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}C$ to $125^{\circ}C$			825	1	
		TD070700	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		450			
Dropou	t voltage (1)	TPS76730	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			675	.,	
-			I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		350		mV	
		TPS76733	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	230				
		TD070750	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C					
		TPS76750	I <sub>O</sub> = 1 A,	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			380		


<sup>(1)</sup> IN voltage equals V<sub>O</sub>(typ) – 100 mV; TPS76701 output voltage set to 3.3 V nominal with external resistor divider. TPS76715, TPS76718, TPS76725, and TPS76727 dropout voltage limited by input voltage range limitations (i.e., TPS76730 input voltage needs to drop to 2.9 V for purpose of this test).

### **TYPICAL CHARACTERISTICS**

### **Table of Graphs**

			FIGURE
.,	Q !:	vs Output current	2, 3, 4
VO	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8, 9
	Power supply ripple rejection	vs Frequency	10
	Output spectral noise density	vs Frequency	11
	Input voltage (min)	vs Output voltage	12
Z <sub>O</sub>	Output impedance	vs Frequency	13
$V_{DO}$	Dropout voltage	vs Free-air temperature	14
	Line transient response		15, 17
	Load transient response		16, 18
VO	Output voltage	vs Time	19
	Dropout voltage	vs Input voltage	20
	Equivalent series resistance (ESR)	vs Output current	22 – 25

### TYPICAL CHARACTERISTICS







Figure 2









Figure 4 Figure 5

### **TYPICAL CHARACTERISTICS**




**OUTPUT VOLTAGE** vs FREE-AIR TEMPERATURE 2.515  $V_{I} = 3.5 \text{ V}$ 2.510 2.505 Vo- Output Voltage - V 2.500 Io = 1 A 2.495  $I_0 = 1 \text{ mA}$ 2.490 2.485 2.480 -60 -40 0 20 100 120 -20 40 60 80 T<sub>A</sub> - Free-Air Temperature - °C


**TPS76725** 

Figure 6

Figure 7



### **TYPICAL CHARACTERISTICS**







Figure 9


Figure 10



### **TYPICAL CHARACTERISTICS**

# INPUT VOLTAGE (MIN) VS OUTPUT VOLTAGE TA = 25°C TA = 125°C TA = -40°C 1.5 1.75 2 2.25 2.5 2.75 3 3.25 3.5 VO - Output Voltage - V

Figure 12



f - Frequency - kHz





Figure 13 Figure 14

### TYPICAL CHARACTERISTICS






Figure 15




Figure 16




Figure 17

Figure 18

### **TYPICAL CHARACTERISTICS**




Figure 21. Test Circuit for Typical Regions of Stability (Figures 22 through 25) (Fixed Output Options)

### TYPICAL CHARACTERISTICS

### **EQUIVALENT SERIES RESISTANCE(1)** VS **OUTPUT CURRENT** 10 C ESR - Equivalent Series Resistance -Region of Instability **Region of Stability** $V_O = 3.3 V$ $C_0 = 4.7 \mu F$ $V_1 = 4.3 \text{ V}$ T<sub>A</sub> = 25°C 200 800 400 600 1000

TYPICAL REGION OF STABILITY

TYPICAL REGION OF STABILITY
EQUIVALENT SERIES RESISTANCE(1)
vs
OUTPUT CURRENT





Figure 22

IO - Output Current - mA






Figure 24

Figure 23

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE(1) vs




Figure 25

<sup>(1)</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>0</sub>.



SLVS208I - MAY 1999 - REVISED JANUARY 2004

### APPLICATION INFORMATION

The TPS767xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and an adjustable regulator, the TPS76701 (adjustable from 1.5 V to 5.5 V).

### device operation

The TPS767xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS767xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in  $I_B$  to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS767xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS767xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 2  $\mu$ A. If the shutdown feature is not used,  $\overline{\text{EN}}$  should be tied to ground.

### minimum load requirements

The TPS767xx family is stable even at zero load; no minimum load is required for operation.

### FB—pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network to close the loop as shown in Figure 27. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS767xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS767xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10  $\mu$ F and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 1.5  $\Omega$ . Capacitor values 10  $\mu$ F or larger are acceptable, provided the ESR is less than 1.5  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 10  $\mu$ F surface-mount ceramic capacitors, including devices from Sprague and Kemet, meet the ESR requirements stated above.

### **APPLICATION INFORMATION**

### external capacitor requirements (continued)




Figure 26. Typical Application Circuit (Fixed Versions)

### programming the TPS76701 adjustable LDO regulator

The output voltage of the TPS76701 adjustable regulator is programmed using an external resistor divider as shown in Figure 27. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

<sub>if</sub> = 1.1834 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 =  $30.1~\text{k}\Omega$  to set the divider current at  $50~\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



# OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.2	30.1	kΩ
3.3 V	53.6	30.1	kΩ
3.6 V	61.9	30.1	kΩ
4.75 V	90.8	30.1	kΩ

Figure 27. TPS76701 Adjustable LDO Regulator Programming



SLVS208I - MAY 1999 - REVISED JANUARY 2004

### **APPLICATION INFORMATION**

### reset indicator

The TPS767xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence).

### regulator protection

The TPS767xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS767xx also features internal current limiting and thermal protection. During normal operation, the TPS767xx limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

Where:

T<sub>1</sub>max is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 32.6°C/W for the 20-terminal PWP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.







### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS76701QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76701QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76701QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76701QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76715QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76715QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76715QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76715QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76718QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76718QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76718QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76718QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76725QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76725QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76725QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76725QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76727QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76727QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76727QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76727QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76728QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76728QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76728QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76728QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76730QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76730QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76730QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76730QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76733QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76733QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76733QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM



### PACKAGE OPTION ADDENDUM

30-Mar-2005

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS76733QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76750QD	ACTIVE	SOIC	D	8	75	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76750QDR	ACTIVE	SOIC	D	8	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1YEAR/ Level-1-220C-UNLIM
TPS76750QPWP	ACTIVE	HTSSOP	PWP	20	70	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPS76750QPWPR	ACTIVE	HTSSOP	PWP	20	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PWP (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



# D (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

# Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com