
SLVS230A - SEPTEMBER 1999 - REVISED SEPTEMBER 1999


- Open Drain Power-On Reset With 200-ms Delay (TPS777xx)
- Open Drain Power Good (TPS778xx)
- 750-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 3.3-V Fixed Output and Adjustable Versions
- Dropout Voltage to 260 mV (Typ) at 750 mA (TPS77x33)
- Ultra Low 85 μA Typical Quiescent Current
- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- 8-Pin SOIC and 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection

# description

TPS777xx and TPS778xx are designed to have a fast transient response and be stable with a  $10-\mu F$  low ESR capacitors. This combination provides high performance at a reasonable cost.

# TPS77x33 DROPOUT VOLTAGE





### (TOP VIEW) GND/HSINK [ 20 GND/HSINK 19 GND/HSINK GND/HSINK □ **GND** 18 **∏** NC NC 17 NC ΕN 16 RESET/PG 5 IN 15 **∏** FB/NC 6 IN 14 OUT 13 OUT NC

**PWP PACKAGE** 

NC - No internal connection

GND/HSINK []

GND/HSINK ∏


# D PACKAGE (TOP VIEW) GND 1 8 RESET/PG EN 2 7 FB/NC IN 3 6 OUT IN 4 5 OUT

11 ∏

12 GND/HSINK

**GND/HSINK** 

# TPS77x33 LOAD TRANSIENT RESPONSE





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

# description (continued)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 260 mV at an output current of 750 mA for the TPS77x33) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85  $\mu$ A over the full range of output current, 0 mA to 750 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to 1  $\mu$ A at  $T_{\text{L}} = 25^{\circ}\text{C}$ .

The RESET output of the TPS777xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS777xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.


Power good (PG) of the TPS778xx is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS777xx and TPS778xx are offered in 1.5-V, 1.8-V, 2.5-V, and 3.3-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V for TPS77701 option and 1.2 V to 5.5 V for TPS77801 option). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS777xx and TPS778xx families are available in 8 pin SOIC and 20 pin PWP packages.

# **AVAILABLE OPTIONS**

TJ	OUTPUT VOLTAGE (V)		PACKAGED	DEVICES	
·	TYP	TSSOP (PWP)		SOIC (D)	
	3.3	TPS77733PWP	TPS77833PWP	TPS77733D	TPS77833D
	2.5	TPS77725PWP	TPS77825PWP	TPS77725D	TPS77825D
	1.8	TPS77718PWP	TPS77818PWP	TPS77718D	TPS77818D
-40°C to 125°C	1.5	TPS77715PWP	TPS77815PWP	TPS77715D	TPS77815D
	Adjustable 1.5 V to 5.5 V	TPS77701PWP		TPS77701D	
	Adjustable 1.2 V to 5.5 V	_	TPS77801PWP	_	TPS77801D

The TPS77x01 is programmable using an external resistor divider (see application information). The D and PWP packages are available taped and reeled. Add an R suffix to the device type (e.g., TPS77701DR).




<sup>†</sup> See application information section for capacitor selection details.

Figure 1. Typical Application Configuration for Fixed Output Options




SLVS230A – SEPTEMBER 1999 – REVISED SEPTEMBER 1999

# functional block diagram—adjustable version



# functional block diagram—fixed-voltage version



SLVS230A – SEPTEMBER 1999 – REVISED SEPTEMBER 1999

# **Terminal Functions – SOIC Package (TPS777xx)**

TERMIN	NAL	1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN	2	I	Enable input			
FB/NC	7	I	eedback input voltage for adjustable device (no connect for fixed options)			
GND	1		egulator ground			
IN	3, 4	I	Input voltage			
OUT	5, 6	0	egulated output voltage			
RESET	8	0	ESET output			

# **Terminal Functions – TSSOP Package (TPS777xx)**

TER	MINAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	5	I	Enable input
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)
GND	3		Regulator ground
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink
IN	6, 7	I	Input
NC	4, 8, 17, 18		No connect
OUT	13, 14	0	Regulated output voltage
RESET	16	0	RESET output

# **Terminal Functions – SOIC Package (TPS778xx)**

TERMIN	TERMINAL		DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
EN	2	I	Enable input			
FB/NC	7	I	Feedback input voltage for adjustable device (no connect for fixed options)			
GND	1		Regulator ground			
IN	3, 4	I	Input voltage			
OUT	5, 6	0	egulated output voltage			
PG	8	0	PG output			


# **Terminal Functions – TSSOP Package (TPS778xx)**

TER	MINAL	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
EN	5	Ţ	Enable input
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)
GND	3		Regulator ground
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink
IN	6, 7	I	Input
NC	4, 8, 17, 18		No connect
OUT	13, 14	0	Regulated output voltage
PG	16	0	PG output



SLVS230A – SEPTEMBER 1999 – REVISED SEPTEMBER 1999

# **TPS777xx RESET** timing diagram



<sup>†</sup> V<sub>res</sub> is the minimum input voltage for a valid RESET. The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.



 $<sup>\</sup>ddagger$  VIT –Trip voltage is typically 5% lower than the output voltage (95%VO) V<sub>IT</sub> to V<sub>IT+</sub> is the hysteresis voltage.

SLVS230A - SEPTEMBER 1999 - REVISED SEPTEMBER 1999

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range <sup>‡</sup> , V <sub>I</sub>	0.3 V to 13.5 V
Voltage range at EN	0.3 V to 16.5 V
Maximum RESET voltage (TPS777xx)	16.5 V
Maximum PG voltage (TPS778xx)	16.5 V
Peak output current	Internally limited
Output voltage, VO (OUT, FB)	
Continuous total power dissipation	See dissipation rating tables
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
ESD rating, HBM	2 kV

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	0	568 mW	5.68 mW/°C	312 mW	227 mW
	250	904 mW	9.04 mW/°C	497 mW	361 mW

### **DISSIPATION RATING TABLE 2 - FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
PWP#	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
PVVP"	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W
PWP	0	3 W	23.8 mW/°C	1.9 W	1.5 W
PVVPII	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W

<sup>#</sup>This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in × 2-in coverage (4 in<sup>2</sup>).

# recommended operating conditions

		MIN	MAX	UNIT
Input voltage, V <sub>I</sub> ☆	2.7	10	V	
Output voltage range V-	TPS77701	1.5	5.5	\/
Output voltage range, VO	TPS77801	1.2	5.5	V
Output current, IO (Note 1)	0	750	mA	
Operating virtual junction temperature, T <sub>J</sub> (Note 1)		-40	125	°C

★ To calculate the minimum input voltage for your maximum output current, use the following equation: V<sub>I</sub>(min) = V<sub>O</sub>(max) + V<sub>DO</sub>(max load)· NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



<sup>‡</sup> All voltage values are with respect to network terminal ground.

This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in × 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>). For more information, refer to TI technical brief SLMA002.

SLVS230A - SEPTEMBER 1999 - REVISED SEPTEMBER 1999

# electrical characteristics over recommended operating free-air temperature range, $V_i = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 10$ $\mu F$ (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
		TPS77701	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T <sub>J</sub> = 25°C		٧o		
		11 377701	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.98V <sub>O</sub>		1.02V <sub>O</sub>	
		TPS77801	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T <sub>J</sub> = 25°C		٧o		
			$1.2 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.98V <sub>O</sub>		1.02V <sub>O</sub>	
		TPS77x15	T <sub>J</sub> = 25°C,	2.7 V < V <sub>IN</sub> < 10 V		1.5		
Output voltage (10 μA to 750		11 077213	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	2.7 V < V <sub>IN</sub> < 10 V	1.470		1.530	V
(see Note 2)	min load)	TPS77x18	T <sub>J</sub> = 25°C,	2.8 V < V <sub>IN</sub> < 10 V		1.8		·
		11 077210	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$		1.764		1.836	
		TPS77x25	T <sub>J</sub> = 25°C,	3.5 V < V <sub>IN</sub> < 10 V		2.5		
		11 077 723	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$		2.450		2.550	
		TPS77x33	$T_J = 25^{\circ}C$ ,	4.3 V < V <sub>IN</sub> < 10 V		3.3		
		11 077200	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	4.3 V < V <sub>IN</sub> < 10 V	3.234		3.366	
Quiescent cu	rrent (GND current) (see	Note 2)	$10 \mu\text{A} < I_{\text{O}} < 750 \text{mA},$	T <sub>J</sub> = 25°C		85		μΑ
			$I_O = 750 \text{ mA},$	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			125	μι
Output voltag (see Notes 2	ge line regulation ( $\Delta V_O/V_0$ and 3)	9)	$V_{O} + 1 V < V_{I} \le 10 V$	T <sub>J</sub> = 25°C		0.01		%/V
Load regulati	on					3		mV
Output noise	Output noise voltage		BW = 300 Hz to 50 kH $C_O = 10 \mu F$ ,	z, T <sub>J</sub> = 25°C		190		μVrms
Output currer	nt Limit		VO = 0 V			1.7	2	А
Thermal shut	down junction temperatu	re				150		°C
Cton dhu our			EN = V <sub>I</sub> ,	T <sub>J</sub> = 25°C, 2.7 V < V <sub>I</sub> < 10 V		1		μΑ
Standby curr	ent		EN = V <sub>I</sub> ,	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ 2.7 V < V <sub>I</sub> < 10 V			10	μΑ
FB input curr	ent	TPS77x01	FB = 1.5 V			2		nA
High level en	able input voltage	•			1.7			V
Low level ena	able input voltage						0.9	V
Power supply	ripple rejection (see Not	e 2)	f = 1 KHz, T <sub>J</sub> = 25°C	C <sub>O</sub> = 10 μF,		60		dB
	Minimum input voltage	for valid RESET	IO(RESET) = 300μA			1.1		V
	Trip threshold voltage		V <sub>O</sub> decreasing		92		98	%Vo
Reset	Hysteresis voltage		Measured at VO			0.5		%V <sub>O</sub>
(TPS777xx)			V <sub>I</sub> = 2.7 V,	IO(RESET) = 1mA		0.15	0.4	V
			V <sub>(RESET)</sub> = 5 V	- ( )			1	μА
			(//2021)			200		ms
	Minimum input voltage for valid PG		I <sub>O(PG)</sub> = 300μA			1.1		V
	Trip threshold voltage		V <sub>O</sub> decreasing		92		98	%Vo
PG	Hysteresis voltage		Measured at VO		<del>                                     </del>	0.5		%V <sub>O</sub>
(TPS778xx)	Output low voltage		$V_1 = 2.7 \text{ V},$	I <sub>O(PG)</sub> = 1mA	<del>                                     </del>	0.15	0.4	70 V
				·U(PG) = IIIIA	<del>                                     </del>	0.10	1	
	Leakage current		V <sub>(PG)</sub> = 5 V				ı	μΑ

NOTE 2: Minimum IN operating voltage is 2.7 V or  $V_{O(tvp)}$  + 1 V, whichever is greater. Maximum IN voltage 10V.



SLVS230A – SEPTEMBER 1999 – REVISED SEPTEMBER 1999

# electrical characteristics over recommended operating free-air temperature range, $V_i = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 10$ $\mu F$ (unless otherwise noted) (continued)

PARAMETER	TEST C	TEST CONDITIONS		TYP	MAX	UNIT	
Input current (EN)		EN = 0 V		-1	0	1	
		EN = V <sub>I</sub>		-1		1	μΑ
	Dropout voltage		T <sub>J</sub> = 25°C		260		
Dropout voltage			$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			427	mV
(See Note 4) TPS77833		I <sub>O</sub> = 750 mA,	T <sub>J</sub> = 25°C		260		IIIV
	15011033	I <sub>O</sub> = 750 mA,	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			427	

NOTES: 3. If  $V_0 \le 1.8 \text{ V}$  then  $V_{imin} = 2.7 \text{ V}$ ,  $V_{imax} = 10 \text{ V}$ :

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - 2.7 \text{ V})}{100} \times 1000$$

If  $V_O \ge 2.5 \text{ V}$  then  $V_{imin} = V_O + 1 \text{ V}$ ,  $V_{imax} = 10 \text{ V}$ :


Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - (V_O + 1 V))}{100} \times 1000$$

 IN voltage equals V<sub>O</sub>(Typ) – 100 mV; TPS77x01 output voltage set to 3.3 V nominal with external resistor divider. TPS77x15, TPS77x18, and TPS77x25 dropout voltage limited by input voltage range limitations (i.e., TPS77x33 input voltage needs to drop to 3.2 V for purpose of this test).

# **Table of Graphs**


			FIGURE
Vo	Output voltage	vs Output current	2, 3, 4
	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8
	Power supply ripple rejection	vs Frequency	9
	Output spectral noise density	vs Frequency	10
Z <sub>O</sub>	Output impedance	vs Frequency	11
\/	Drangut valtage	vs Input voltage	12
$V_{DO}$	Dropout voltage	vs Free-air temperature	13
	Line transient response		14, 16
	Load transient response		15, 17
	Output voltage	vs Time	18
	Equivalent series resistance (ESR)	vs Output current	20 – 23


# TYPICAL CHARACTERISTICS







# TYPICAL CHARACTERISTICS










# TYPICAL CHARACTERISTICS





4.5

2.5

3

V<sub>I</sub> - Input Voltage - V

Figure 12

 $I_0 = 0$ 

40 60


Figure 13

TA - Free-Air Temperature - °C

C<sub>O</sub> = 10 μF

10-2

# TYPICAL CHARACTERISTICS



80 100 120 140 160 180 200 60  $t - Time - \mu s$ Figure 16




Figure 17

0

-10

0 20 40

# **TYPICAL CHARACTERISTICS**




Figure 18




Figure 19. Test Circuit for Typical Regions of Stability (Figures 20 through 23) (Fixed Output Options)


## TYPICAL CHARACTERISTICS

# **EQUIVALENT SERIES RESISTANCE**<sup>†</sup> vs **OUTPUT CURRENT** 10 $\equiv$ SR – Equivalent series restance – $\Omega$ Region of Instability Region of Stability $V_0 = 3.3 \text{ V}$ $C_{L} = 4.7 \, \mu F$ $V_{1} = 4.3 \text{ V}$ T<sub>A</sub> = 25°C 0 125 250 375 500 625 750 IO - Output Current - mA


TYPICAL REGION OF STABILITY

# Figure 20 TYPICAL REGION OF STABILITY

**EQUIVALENT SERIES RESISTANCE**<sup>†</sup>



# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>†</sup> vs







Figure 21

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>†</sup>

## vs OUTPUT CURRENT



† Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to CO.



SLVS230A - SEPTEMBER 1999 - REVISED SEPTEMBER 1999

# APPLICATION INFORMATION

The TPS777xx and TPS778xx families include four fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, and 3.3 V), and an adjustable regulator, the TPS77x01 (adjustable from 1.5 V to 5.5 V for TPS77701 option and 1.2 V to 5.5 V for TPS77801 option).

# device operation

The TPS777xx and TPS778xx feature very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS777xx and TPS778xx use a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in  $I_B$  to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS777xx and TPS778xx quiescent currents remain low even when the regulator drops out, eliminating both problems.

The TPS777xx and TPS778xx families also feature a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to  $2 \,\mu\text{A}$ . If the shutdown feature is not used,  $\overline{\text{EN}}$  should be tied to ground. Response to an enable transition is quick; regulated output voltage is typically reestablished in 120  $\mu\text{S}$ .

# minimum load requirements

The TPS777xx and TPS778xx families are stable even at zero load; no minimum load is required for operation.

# FB - pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option . The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 25. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

# external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS777xx or TPS778xx are located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS777xx and TPS778xx require an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10  $\mu$ F and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 1.5  $\Omega$ . Capacitor values 10  $\mu$ F or larger are acceptable, provided the ESR is less than 1.5  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



# **APPLICATION INFORMATION**

# external capacitor requirements (continued)




Figure 24. Typical Application Circuit (Fixed Versions)

# programming the TPS77x01 adjustable LDO regulator

The output voltage of the TPS77x01 adjustable regulator is programmed using an external resistor divider as shown in Figure 25. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where

V<sub>ref</sub> = 1.1834 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 10- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 110 k $\Omega$  to set the divider current at approximately 10  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



# OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	121	110	kΩ
3.3 V	196	110	kΩ
3.6 V	226	110	kΩ
4.75 V	332	110	kΩ

Figure 25. TPS77x01 Adjustable LDO Regulator Programming



SLVS230A - SEPTEMBER 1999 - REVISED SEPTEMBER 1999

## APPLICATION INFORMATION

## reset indicator

The TPS777xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence).

# power-good indicator

The TPS778xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator.

# regulator protection

The TPS777xx and TPS778xx PMOS-pass transistors have a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS777xx and TPS778xx also feature internal current limiting and thermal protection. During normal operation, the TPS777xx and TPS778xx limit output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.



# **APPLICATION INFORMATION**

# power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where

T<sub>.</sub>Imax is the maximum allowable junction temperature

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 176°C/W for the 8-terminal SOIC and 32.6°C/W for the 20-terminal PWP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.




SLVS230A – SEPTEMBER 1999 – REVISED SEPTEMBER 1999

## **MECHANICAL DATA**

# D (R-PDSO-G\*\*)

### 14 PIN SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012


SLVS230A - SEPTEMBER 1999 - REVISED SEPTEMBER 1999

## **MECHANICAL DATA**

# PWP (R-PDSO-G\*\*)

## PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

### **20-PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

# Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com